Determination Of Marginal Operation Limits Patents (Class 714/745)
-
Patent number: 7587651Abstract: A calibrating method for adjusting related parameters when a first chip and a second chip switch signals is disclosed. The calibrating method includes: utilizing the first chip to output a test signal through using a first driving force in order to represent a test value; utilizing the second chip to receive the test signal and utilizing the second chip to read the test signal to determine a value; and performing a comparison step for comparing the value with the test value to detect whether said value complies with the test value.Type: GrantFiled: August 10, 2005Date of Patent: September 8, 2009Assignee: VIA Technologies Inc.Inventors: Hung-Yi Kuo, Jenny Chen
-
Patent number: 7565592Abstract: The invention provides a number of related methods which improve the test and analysis of integrated circuit devices. A first method of the invention provides a method for pausing on a SCAN based test. A second method of the invention provides a method for using stimulations and responses of a known good device to increase fault coverage of patterns in a test flow. A third method of the invention provides a method to curve trace device buffers on an ATE.Type: GrantFiled: December 27, 2007Date of Patent: July 21, 2009Assignee: LSI CorporationInventor: Roger Yacobucci
-
Patent number: 7549092Abstract: There is provided an output controller with a test unit, which can test an appropriate delay amount according to an operating frequency under a real situation. The output controller includes an initial synchronizing unit for outputting a first output enable signal when a read CAS signal is activated; a plurality of synchronizing units connected in series to output an output signal of a previous stage as an output enable signal in synchronization with a corresponding driving clock, a first stage of the synchronizing units receiving the first output enable signal; and a test unit for adjusting a delay amount of an input clock according to a test signal and outputting the driving clock.Type: GrantFiled: June 30, 2006Date of Patent: June 16, 2009Assignee: Hynix Semiconductor, Inc.Inventor: Ji-Eun Jang
-
Patent number: 7539893Abstract: Methods and apparatus sort integrated circuits by maximum operating speed (fmax). The timing for a first set of critical timing paths is statistically characterized. The first set can be, for example, the set of all critical timing paths. For example, the timing can be generated by using static timing analysis (STA). The timing for a second set of critical timing paths is statistically characterized. The second set can be, for example, a sample set of critical timing paths that are measurable or are measured for a device during test. The timing can be based on STA, derived from a known good device, and the like. A device under test (DUT) is tested, and the timing for the second set of critical timing paths is determined. A fitting technique is used to fit the expected device characteristics and the measured data for the DUT, and in one embodiment, the parameters used for fitting are applied to the first set of critical timing paths, which are then used to determine an appropriate fmax for the DUT.Type: GrantFiled: August 31, 2006Date of Patent: May 26, 2009Assignee: PMC-Sierra, Inc.Inventor: Kenneth William Ferguson
-
Patent number: 7533313Abstract: A method for converting data includes generating a first data vector of data measurements related to processing of at least one workpiece. Each element of the first data vector is associated with at least one of a plurality of positions on the workpiece. A cumulative distribution of the elements in the first data vector is generated. An outlier region of the data measurements is identified based on the cumulative distribution. A binary outlier data vector is generated from the first data vector by assigning a first binary value to the data elements in the first data vector in the outlier region and assigning a second binary value to the remaining data elements in the first data vector.Type: GrantFiled: March 9, 2006Date of Patent: May 12, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Michael Alan Retersdorf, Michael G. McIntyre
-
Publication number: 20090119563Abstract: Disclosed is a logic testing system that includes a decompressor and a tester in communication with the decompressor. The tester is configured to store a seed and locations of scan inputs and is further configured to transmit the seed and the locations of scan inputs to the decompressor. The decompressor is configured to generate a test pattern from the seed and the locations of scan inputs. The decompressor includes a first test pattern generator, a second test pattern generator, and a selector configured to select the test pattern generated by the first test pattern generator or the test pattern generated by the second test pattern generator using the locations of scan inputs.Type: ApplicationFiled: November 5, 2008Publication date: May 7, 2009Applicant: NEC Laboratories America, Inc.Inventors: Kedarnath Balakrishnan, Seongmoon Wang, Wenlong Wei, Srimat T. Chakradhar
-
Patent number: 7523373Abstract: A method includes an integrated circuit with a memory. The memory operates with an operating voltage. A value of a minimum operating voltage of the memory is determined. The value of the minimum operating voltage is stored in a non-volatile memory location that maybe a non-volatile register. This minimum operating voltage information can then be used in determining when an alternative power supply voltage may be switched to the memory or ensuring that the minimum voltage is otherwise met. The minimum voltage can be used only internal to the integrated circuit or also provided externally to a user.Type: GrantFiled: August 30, 2006Date of Patent: April 21, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Andrew C. Russell, David R. Bearden, Bradford L. Hunter, Shayan Zhang
-
Patent number: 7519878Abstract: Obtaining test data for a device under test includes obtaining a first part of the test data by testing the device at first points of a range of parameters using progressive sampling, and obtaining a second part of the test data by testing the device at second points of the range of parameters using adaptive sampling.Type: GrantFiled: November 22, 2005Date of Patent: April 14, 2009Assignee: Teradyne, Inc.Inventor: Mark Rosen
-
Patent number: 7516374Abstract: A testing method includes selecting a low-pass filter by simulation, generating testing signals with the low-pass filter receiving output signals of an under-test circuit, and outputting the testing signals to an input of the under-test circuit for predetermined measurements. A testing circuit and testing method achieve the same jitter injection as conventional high-speed testing instruments, but save testing cost.Type: GrantFiled: June 21, 2006Date of Patent: April 7, 2009Assignee: VIA Technologies Inc.Inventors: Jimmy Hsu, Min-Sheng Lin
-
Patent number: 7512847Abstract: A method for managing a memory device, a memory device so managed and a system that includes such a memory device. A value of a longevity parameter of the device is monitored after a data operation on the device in which the monitoring is performed by the device. A grade of the device is derived from the value. Preferred longevity parameters include a ratio of successfully-processed data to unsuccessfully-processed data and a deviation in a power consumption of the device. The grade serves as a forecast of a life expectancy of the memory. Preferred grades include: a comparison grade, a maximum grade, and an average grade.Type: GrantFiled: February 6, 2007Date of Patent: March 31, 2009Assignee: Sandisk IL Ltd.Inventors: Eyal Bychkov, Avraham Meir, Alon Ziegler, Itzhak Pomerantz
-
Patent number: 7496804Abstract: There is provided a receiver comprising a processing unit, a communications unit for receiving frames including training sequence symbols or pilot symbols, the processing unit being configured to use Cyclic Redundancy Check for detecting errors in the received frames. When no errors in a given frame are discovered on the basis of the Cyclic Redundancy Check, the processing unit is further configured to define a TSC, training sequence code, bit error rate for the bursts of the given frame on the basis of the training sequence symbols or the pilot symbols; to define an upper limit for the TSC bit error rate; and to determine the given frame to be bad when the TSC bit error rate for the bursts of the given frame is greater than the upper limit of the TSC bit error rate.Type: GrantFiled: August 25, 2005Date of Patent: February 24, 2009Assignee: Nokia CorporationInventor: Carsten Juncker
-
Patent number: 7496477Abstract: A system and method for providing energy-efficient support of continuous aggregate queries in a sensor network by efficiently orchestrating the collection and transmission of data gathered by a collective set of sensors to ensure conformance to a specified QoI bound. To ensure this, the sink communicates a potentially different value of precision range or interval to each individual sensor, the sensor is adapted to only report its samples back to the sink if the sample values fall outside this specified range. An additional way to specify temporally varying precision ranges to an individual sensor or groups of sensors is provided without having to explicitly communicate the precision bounds for these different time instants. Using temporally varying precision ranges permits the exploitation of temporal correlation among the sample values recorded by an individual sensor to further reduce the need for reports from the sensors.Type: GrantFiled: October 29, 2007Date of Patent: February 24, 2009Assignee: International Business Machines CorporationInventors: Archan Misra, Rajeev Shorey, Wen Hu
-
Patent number: 7484140Abstract: A memory (10) has a memory array (12), a charge pump (18), a voltage regulator (20), a refresh control circuit (16), and a refresh counter (22). The charge pump (18) provides a substrate bias to the memory array (12). The voltage regulator (20) provides a pump enable signal for maintaining a voltage level of the substrate bias within upper and lower limits. The refresh control circuit (16) controls refresh operations. The refresh counter (22) is coupled to receive the pump enable signal, and in response, provides a refresh timing signal to the refresh control circuit (16) to control a refresh rate of the memory array (12). A programmable fuse circuit (26) is provided to program the refresh rate using the counter (22). The programmable fuse circuit (26) may be programmed during wafer probe testing or board level burn-in. A built-in self test (BIST) circuit (24) may be included to facilitate testing.Type: GrantFiled: July 7, 2004Date of Patent: January 27, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Perry H. Pelley, John M. Burgan
-
Patent number: 7478302Abstract: A method suitable for testing an integrated circuit device is disclosed, the device comprising at least one module, wherein the at least one module incorporates at least one associated module monitor suitable for monitoring a device parameter such as temperature, supply noise, cross-talk etc. within the module.Type: GrantFiled: May 18, 2004Date of Patent: January 13, 2009Assignee: NXP B.V.Inventor: Hendricus Joseph Maria Veendrick
-
Patent number: 7475319Abstract: There is provided a threshold voltage control apparatus that controls a threshold voltage for a level comparing section that detects a logic pattern of an input signal by comparing a level of the input signal with the threshold voltage.Type: GrantFiled: August 24, 2006Date of Patent: January 6, 2009Assignee: Advantest CorporationInventors: Daisuke Watanabe, Toshiyuki Okayasu
-
Patent number: 7461317Abstract: A system and method are disclosed for determining the minimum required processing speed for a quadrature decoder using measurements of encoder performance, and to assess the safety factor of a particular decoder processing speed. The system and method may also be used to indicate proper adjustment direction by displaying real-time error measurements during encoder alignment. The system measures a logic state width error and calculates alignment parameters, processing speed and a safety factor. The method allows a measured logic state width error to be used to calculate a minimum required processing speed and safety factor.Type: GrantFiled: December 15, 2005Date of Patent: December 2, 2008Assignee: Avago Technologies ECBU IP (Singapore) Pte. Ltd.Inventors: Moon Leong Low, Han Hua Leong, Wee Sern Lim
-
Patent number: 7461308Abstract: A method for testing semiconductor chips is disclosed. In one embodiment, a chip to be tested which has a test logic, at least one test mode is set, the test modes are executed in the chip and test results or the status of the test modes are output from the chip. The method includes providing a chip having at least one first register set having a plurality of registers and at least one second register set having a plurality of registers, at least one register of the first register set and at least one register of the second register set being 1:1 logically combined with one another. A first serial bit string is stored, the bit sequence of which can be assigned to at least one test mode, in the first register set. A bit sequence is transmitted for application of the logical combination between the first register set and the second register set to the first bit string stored in the first register set. The test results are read out by means of a serial second bit string.Type: GrantFiled: November 28, 2005Date of Patent: December 2, 2008Assignee: Infineon Technologies AGInventors: Jochen Kallscheuer, Udo Hartmann, Patric Stracke
-
Patent number: 7458000Abstract: A Built-In-Self-Test (BIST) state machine providing BIST testing operations associated with a thermal sensor device(s) located in proximity to the circuit(s) to which BIST testing operations are applied. The thermal sensor device compares the current temperature value sensed to a predetermined temperature threshold and determines whether the predetermined threshold is exceeded. A BIST control element suspends the BIST testing operation in response to meeting or exceeding said predetermined temperature threshold, and initiates resumption of BIST testing operations when the current temperature value normalizes or is reduced. A BIST testing methodology implements steps for mitigating the exceeded temperature threshold condition in response to determining that the predetermined temperature threshold is met or exceeded.Type: GrantFiled: March 31, 2006Date of Patent: November 25, 2008Assignee: International Business Machines CorporationInventors: Kevin W. Gorman, Emory D. Keller, Michael R. Ouellette
-
Patent number: 7454676Abstract: A method for testing semiconductor chips having a test logic unit includes: providing a chip having n different register sets, each of which has m different registers that are subdivided into m register groups each having n registers, each register group respectively having only one individual register from a register set, the m register groups being uniquely identifiable using m headers; programming the m different register groups by filling them with m first bit strings, each bit string being respectively assignable to a state of n test modes; transmitting at least one header to select a register group and the state of the n test modes and executing the state of n test modes stored in the selected register group; and using a serial second bit string to read out test results or the status of the test modes.Type: GrantFiled: November 29, 2005Date of Patent: November 18, 2008Assignee: Infineon Technologies AGInventors: Udo Hartmann, Jochen Kallscheuer, Patric Stracke
-
Patent number: 7444577Abstract: A method of testing a dynamic random access memory (DRAM) device that has N rows of storage cells and that requires, in at least one operating mode, at least N refresh commands to be received from an external source within a specified time interval. The rows of storage cells are tested in a first retention test to identify rows that fail to retain data over the specified time interval. The rows that fail to retain data over the specified time interval are tested in a second retention test to identify rows that retain data over an abbreviated time interval, the abbreviated time interval being shorter than the specified time interval.Type: GrantFiled: August 4, 2005Date of Patent: October 28, 2008Assignee: RAMBUS Inc.Inventors: Scott C. Best, Ely K. Tsern
-
Patent number: 7441173Abstract: Certain exemplary embodiments comprise a system that comprises an application specific integrated circuit configured to provide an output signal. The output signal can be configured to trip a device in an electrical circuit responsive to a detected fault. The application specific integrated circuit can comprise a temperature sensor. The application specific integrated circuit can be configured to correct at least one measured electrical value responsive to a temperature measured by the temperature sensor.Type: GrantFiled: February 16, 2006Date of Patent: October 21, 2008Assignee: Siemens Energy & Automation, Inc.Inventors: Carlos Restrepo, Bin Zhang
-
Patent number: 7437647Abstract: An apparatus and method for generating an active mode activation signal in response to an input signal having a voltage exceeding the greater of two reference voltages by a voltage margin.Type: GrantFiled: July 29, 2005Date of Patent: October 14, 2008Assignee: Micron Technology, Inc.Inventor: Christophe J. Chevallier
-
Patent number: 7437620Abstract: Disclosed are embodiments of a method and an associated first system for extending product life of a second system in the presence of phenomena that cause the exhibition of both performance degradation and recovery properties within system devices. The first system includes duplicate devices incorporated into the second system (e.g., on a shared bus). These duplicate devices are adapted to independently perform the same function within that second system. Reference signal generators, a reference signal comparator, a power controller and a state machine, working in combination, can be adapted to seamlessly switch performance of that same function within the second system between the duplicate devices based on a measurement of performance degradation to allow for device recovery. A predetermined policy accessible by the state machine dictates when and whether or not to initiate a switch.Type: GrantFiled: November 30, 2005Date of Patent: October 14, 2008Assignee: International Business Machines CorporationInventors: Kenneth J. Goodnow, Stephen G. Shuma, Oscar C. Strohacker, Mark S. Styduhar, Peter A. Twombly, Andrew S. Wienick, Paul S. Zuchowski
-
Patent number: 7437644Abstract: A closed system such as a TET system in which self-testing of all components of the implantable medical device whose malfunction could negatively impact on the proper operation of the closed system is automatically and periodically performed without triggering from an external device. In addition, a closed system including automatic, periodic self-testing of the implantable medical device in which, whenever practical, testing of the components is synchronized with telemetric communication of the external device whereby an external RF field generated by the external device is used to supply necessary power to perform self-testing.Type: GrantFiled: October 29, 2004Date of Patent: October 14, 2008Assignee: Codman Neuro Sciences SárlInventors: Alec Ginggen, Rocco Crivelli
-
Patent number: 7437629Abstract: A method for checking the refresh function of a memory having a refresh device includes the steps of, first, ascertaining whether or not refresh request pulses are being produced on the information memory and, if so, at what intervals of time from one another these refresh request pulses are produced. Next, a control unit for the information memory is supplied with refresh test pulses produced outside of the information memory instead of being supplied with the refresh request pulses. Then, the refresh test pulses are used to check a refresh device situated on the information memory.Type: GrantFiled: June 26, 2003Date of Patent: October 14, 2008Assignee: Infineon Technologies AGInventors: Wolfgang Spirkl, Detlev Richter
-
Publication number: 20080215947Abstract: A debug circuit for a multi-mode circuit driven by a clock signal, with an input for a clock signal, and a debug signal generator arranged to generate for each of a subset of the modes of the multi-mode circuit a corresponding debug signal based on a clock signal provided at the input. The frequency of debug signals is dependent on the frequency of a clock signal provided at the input, and each debug signal selects its respective mode for a length of time longer than that of each other mode of the multi-mode circuit, or each debug signal selects its respective mode for a length of time shorter than that of each other mode of the multi-mode circuit.Type: ApplicationFiled: February 8, 2008Publication date: September 4, 2008Inventors: Peter Hunt, Andrew J. Pickering, Tom Leslie
-
Patent number: 7415646Abstract: Methods of performing a sector erase of flash memory devices incorporating built-in self test circuitry are provided. The present invention employs an interactive verification and sector erase algorithm to verify and repeatedly erase the sector until a portion of the groups of each page of the sector are erased or a first maximum number of erase pulses is achieved. The algorithm further includes a word verification and erase operation that sequentially verifies and erases each word of the sector until each word is erased or a second maximum number of erase pulses is achieved. The second maximum number of erase pulses may be based on a function of the first maximum number of erase pulses. The second maximum number of erase pulses may be input to the sector erase algorithm as a multi-bit code. The second maximum number of erase pulses and conversion of the multi-bit code may be based on a binary multiple of the first maximum number of erase pulses.Type: GrantFiled: September 22, 2004Date of Patent: August 19, 2008Assignee: Spansion LLCInventors: Mimi Lee, Darlene Hamilton, Ken Cheong Cheah
-
Patent number: 7409617Abstract: An electronic device under test (DUT) responds to a digital input signal by generating a digital DUT output signal conveying a repetitive digital signal pattern. An apparatus for measuring various characteristics of the DUT output signal includes a trigger generator for generating a series of trigger signal edges in response to selected DUT output signal edges occurring during separate repetitions of the digital signal pattern. The trigger generator can be configured to generate each trigger signal edge in response to the same or a different edge of the digital signal pattern. The apparatus determines when a DUT output signal edge occurs by determining when the DUT output signal rises above or falls below adjustable reference voltages. The apparatus alternatively responds to each trigger signal edge by measuring a period between two different edges of the digital signal pattern and or by repetitively sampling the DUT output signal to determine its state.Type: GrantFiled: September 30, 2004Date of Patent: August 5, 2008Assignee: Credence Systems CorporationInventors: Thomas Arthur Almy, Arnold M. Frisch
-
Publication number: 20080168318Abstract: A voltage identifier (VID) sorting system is provided that optimizes processor power and operating voltage guardband at a constant processor frequency. The VID sorting system determines a voltage versus current curve for the processor. The VID sorting system then uses the voltage versus current characteristics to calculate the power for each VID to determine an acceptable range of VIDs within the maximum power criteria. The VID sorting system then tests VIDs in the range and selects a VID from the range to optimize for minimum power and/or maximum voltage guardband at a constant processor frequency.Type: ApplicationFiled: January 10, 2007Publication date: July 10, 2008Inventors: Jonathan J. DeMent, Sang H. Dhong, Gilles Gervais, Alain Loiseau, Kirk D. Peterson, John L. Sinchak
-
Patent number: 7395475Abstract: A fuse disposing circuit executes a same test as in a state before a fuse is cut, even in case the fuse is cut. For this, the fuse disposing circuit in accordance with the invention includes a test mode enable confirmation section for informing whether a test mode is enabled; and a fuse set for providing a constant signal by using the output from the test mode enable confirmation section in case of the test mode, regardless of elimination or non-elimination of a fuse.Type: GrantFiled: June 23, 2004Date of Patent: July 1, 2008Assignee: Hynix Semiconductor, Inc.Inventor: Chang-Ho Do
-
Patent number: 7395480Abstract: The present invention provides a test apparatus comprising: a threshold voltage setting unit for setting threshold voltages of a logic device component connected to the signal propagation path; a test signal supply unit for supplying a test signal to the test subject device so as to operate the logic device component provided to the signal propagation path in a state in which the threshold voltages have been set to first threshold voltages, and in a state in which the threshold voltages have been set to second threshold voltages, by the threshold voltage setting unit; a current measurement unit, for measuring a first operating current which is the current consumption of the test subject device in a case in which the logic device component operates in a state in which the first threshold voltages have been set, and for measuring a second operating current which is the current consumption of the test subject device in a case in which the logic device component operates in a state in which the second threshold vType: GrantFiled: April 6, 2006Date of Patent: July 1, 2008Assignee: Advantest CorporationInventor: Yasuo Furukawa
-
Patent number: 7392444Abstract: The present method generates a greater number of hot holes than those generated by normal write/erase operations, thereby making it possible to evaluate an operation of a non-volatile memory with respect to hot holes. The present method performs a write operation to the non-volatile memory at lower temperatures than normal temperatures at normal use or/and at a lower operation voltage than a normal operation voltage at normal use, so as to generate a greater number of hot holes than those generated by normal write/erase operations between floating gates and drains of the memory, and then evaluates the operation of the memory while exposing it to the normal operation temperatures. This method is applicable to reliability tests of non-volatile memories such as FLASH memories.Type: GrantFiled: July 27, 2004Date of Patent: June 24, 2008Assignee: Fujitsu LimitedInventor: Noriyuki Matsui
-
Patent number: 7383477Abstract: The present invention provides an interface circuit for using a low voltage logic tester to test a high voltage IC. The interface circuit is between the high voltage IC and the low voltage logic tester, and is used for converting each output of the high voltage IC to a voltage level that the low voltage logic tester can accept, so as to reduce the cost of the testing.Type: GrantFiled: August 2, 2005Date of Patent: June 3, 2008Assignee: Princeton Technology CorporationInventors: Cheng Yung Teng, Yi Chang Hsu
-
Patent number: 7370247Abstract: A method and apparatus provide a receiver with an architecture to regulate a bit error rate of the receiver using an offset based on detecting false transitions in received data. In an embodiment, such false transitions in data may be determined in a bang-bang detector.Type: GrantFiled: September 28, 2005Date of Patent: May 6, 2008Assignee: Intel CorporationInventor: Bjarke Goth
-
Patent number: 7366966Abstract: A testing system includes a phase interpolator receiving a clock signal. An output of the phase interpolator is coupled to both a first signal distribution tree that includes a first delay line in each of its branches and a second signal distribution tree that includes a second delay line in each of its branches, thereby producing respective first and second delayed clock signals. A test signal generator generates a plurality of test signals that may simulate memory command or address signal. A multiplexer couples the test signals to first and second inputs of a transmitter in a normal test mode but to only the first input in a special test mode. The transmitter outputs the signal applied to its first input responsive to the first delayed clock signal and it outputs the signal applied to its second input responsive to the second delayed clock signal.Type: GrantFiled: October 11, 2005Date of Patent: April 29, 2008Assignee: Micron Technology, Inc.Inventor: Paul A. LeBerge
-
Patent number: 7363556Abstract: A testing apparatus for testing a memory-under-test includes a writing section for writing preset test data into each page of said memory-under-test to test said memory-under-test and a fail memory unit for storing the test result of said memory-under-test. The fail memory unit includes a write time measuring section for measuring a write time required for writing said test data per each of said pages, an integrating section for integrating said write time across a plurality of said pages set in advance, and a judging section for judging whether or not said memory-under-test is defect-free by comparing a value integrated by said integrating section with an expected value set in advance. The integrating section further integrates said write time per page group having said predetermined number of pages. The judging section further judges whether or not said page group is defect-free based on an integral value of said write time per said page group.Type: GrantFiled: December 9, 2005Date of Patent: April 22, 2008Assignee: Advantest CorporationInventors: Masaru Doi, Shinya Sato
-
Patent number: 7363568Abstract: System and method for testing differential signal crossover in high-speed electronic equipment. A preferred embodiment comprises a test circuit coupled to a device under test (DUT) and an automatic test equipment (ATE). The test circuit comprises a pair of window comparators coupled to a differential mode signal from the DUT, each window comparator configured to compare one of two signals making up the differential mode signal with a voltage boundary when enabled by an enable signal. The ATE is configured to provide clock signals to the test circuit and the DUT and to process data produced by the test circuit to determine if the differential signal crossover meets timing constraints. The test circuit uses undersampling to enable testing of high frequency signals without requiring an extremely high sampling rate.Type: GrantFiled: November 3, 2004Date of Patent: April 22, 2008Assignee: Texas Instruments IncorporatedInventor: David Walker Guidry
-
Patent number: 7315974Abstract: The present invention is related to a method for testing a micro-electronic device, by applying a plurality of test vectors to said device, and measuring for each test vector, the quiescent supply current IDDQ, to said device, wherein each IDDQ measured value is divided by another IDDQ value, and wherein the result of said division is compared to a predefined reference, resulting in a pass or fail decision for said device.Type: GrantFiled: May 22, 2003Date of Patent: January 1, 2008Assignee: Q-Star Test N.V.Inventors: Hans Manhaeve, Piet De Pauw
-
Patent number: 7313747Abstract: A computer implemented method, testing system, computer usable program code, and apparatus are provided for measuring microprocessor susceptibility to internal noise A noise generator modulates a clock signal to generate noise on a targeted component within a microprocessor. A function generator executes microprocessor functions on a plurality of functional components within the microprocessor. A maximum execution frequency on the plurality of functional components is then measured and a set of frequency ranges where the functional components are susceptible to the generated noise is determined.Type: GrantFiled: March 23, 2006Date of Patent: December 25, 2007Assignee: International Business Machines CorporationInventors: Sungjun Chun, Timothy M. Skergan, Ching Lung Tong, Roger Donell Weekly
-
Patent number: 7310760Abstract: An apparatus for generating a function activation signal to activate a function in an integrated circuit device comprises a power-on circuit receiving a power input and initializing and generating a test activation signal, a test circuit receiving the test activation signal and generating a test result signal, and a threshold decision circuit receiving the test result signal and generating the function activation signal. The test circuit models a function of the integrated circuit device and generates the test result signal when the power input has reached a sufficient voltage to perform the function of the integrated circuit device. The threshold decision circuit generates the function activation signal if the test result signal indicates the power input has reached a sufficient voltage to perform the function of the integrated circuit device.Type: GrantFiled: December 11, 2002Date of Patent: December 18, 2007Inventors: Chung Sun, Eddy Huang, Stephen Chan
-
Patent number: 7299380Abstract: A method and apparatus of testing a computer having a controller includes adjusting a reference voltage signal from a first level to a second level in response to an output from the controller. The first level is a level of the reference voltage signal during normal operation of the computer. Operation of a receiver in the computer is tested with the reference voltage signal set at the second level. An input of the receiver is connected to the reference voltage signal. Next, the reference voltage signal is adjusted back from the second level to the first level to enable normal operation of the computer.Type: GrantFiled: January 27, 2004Date of Patent: November 20, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventor: Joseph P. Miller
-
Patent number: 7287205Abstract: A method for testing signals of integrated circuits (ICs). According to the invention, a first IC chip successively drives a number of test patterns one at a time. At the receiving end, a second IC chip latches in the test patterns one by one. Meanwhile, the second IC chip determines whether a currently latched test pattern is correct or not. If it is incorrect and at least an error bit occurs, depending on the type of the test patterns, the second IC chip indicates that there exists ground bounce or power bounce in a signal trace corresponding to the error bit.Type: GrantFiled: July 8, 2003Date of Patent: October 23, 2007Assignee: Via Technologies, Inc.Inventors: I-Ming Lin, Jen-Nan Liu
-
Patent number: 7281182Abstract: A boundary scan register circuit and a method of characterization testing. The boundary scan register circuit, including: a multiplicity of boundary scan cells connected in series, each boundary scan cell having a latch; means for isolating the boundary scan cells into one or more boundary scan segments, each boundary scan segment containing a different set of the boundary scan cells; and means for characterizing signal propagation through each boundary scan segment.Type: GrantFiled: February 22, 2005Date of Patent: October 9, 2007Assignee: International Business Machines CorporationInventors: Pamela S. Gillis, David D. Litten, Steven F. Oakland
-
Patent number: 7272763Abstract: A test circuitry approach which addresses the shortcoming associated with current process monitor circuitry. The approach provides a means of testing that can be employed in association with any and all tester platforms. On-chip built-in self test (BIST) circuitry is added to the design that analyzes the 10-bit value captured from the counter, and indicates to the ATE via a single pin at a single test vector location whether or not the device has passed its test limits. An alternative solution is to use the digital capture circuitry on a mixed-signal tester to capture the non-deterministic digital word generated by the process monitor circuitry, and then test that result against the desired test limits.Type: GrantFiled: September 30, 2004Date of Patent: September 18, 2007Assignee: LSI CorporationInventors: Kevin Gearhardt, Anita Greeb
-
Patent number: 7272767Abstract: Built-in self test (BIST) capabilities are expanded to provide IDDQ testing of semiconductor chips. Conventional BIST modules generate vectors from a set of pseudo-random pattern generator (PRPG) values. The pseudo-random vectors generated by the set of PRPG values are simulated, and those vectors best suited for an IDDQ test are selected. Each of the IDDQ vectors are identified in a test pattern. During subsequent testing, an IDDQ test of the semiconductor chip can be performed whenever the current test vector applied by the logic BIST corresponds to one of the predetermined IDDQ states. A single test pattern based upon vectors generated by the logic BIST module can therefore be used to perform both IDDQ and stuck-at testing.Type: GrantFiled: April 29, 2005Date of Patent: September 18, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Tomas V. Colunga, Loren J. Benecke, Sribhaskar Mahadevan, Joseph S. Vaccaro
-
Patent number: 7269524Abstract: Systems and methods for synchronizing communication between devices include using a test circuit to measure a propagation time through a delay circuit. The propagation time is used to determine an initial delay value within a delay lock loop. This delay value is then changed until a preferred delay value, resulting in synchronization, is found. In various embodiments, used of the initial delay value increases the speed, reliability or other beneficial features of the synchronization.Type: GrantFiled: June 30, 2006Date of Patent: September 11, 2007Assignee: Inapac Technology, Inc.Inventors: Adrian E. Ong, Douglas W. Gorgen
-
Patent number: 7216271Abstract: A testing apparatus for performing a setup testing or a hold testing on a device under test (“DUT”) storing a given data signal according to a given clock signal is provided, wherein the testing apparatus includes a timing generating unit for generating sequentially a plurality of timing signals having different timings during the setup testing or the hold testing on the basis of a fist offset value given before starting the setup testing or the hold testing; a pattern generating unit for generating the clock signal and the data signal; a pattern formatting unit for shifting the phase of the data signal with respect to the clock signal sequentially according to the timing signals sequentially generated and providing the DUT with the clock signal and the phase-shifted data signal sequentially; and a determining module for acquiring a setup time or a hold time of the DUT on the basis of storage data which are the data signals stored by the DUT.Type: GrantFiled: April 1, 2005Date of Patent: May 8, 2007Assignee: Advantest CorporationInventors: Kouichi Tanaka, Masaru Doi, Shinya Sato
-
Patent number: 7210085Abstract: A method of manufacturing a device having embedded memory including a plurality of memory cells. During manufacturing test, a first test stress is applied to selected cells of the plurality of memory cells with a built-in self test. At least one weak memory cell is identified. The at least one weak memory cell is repaired. A second test stress is applied to the selected cells and the repaired cells with the built-in self test.Type: GrantFiled: December 2, 2003Date of Patent: April 24, 2007Assignee: International Business Machines CorporationInventors: Ciaran J. Brennan, Steven M. Eustis, Michael T. Fragano, Michael R. Ouellette, Neelesh G. Pai, Jeremy P. Rowland, Kevin M. Tompsett, David J. Wager
-
Patent number: 7203883Abstract: An integrated semiconductor memory, which can be operated in a normal operating state and a test operating state, includes a current pulse circuit with an input terminal for applying an input signal. The current pulse circuit is connected to an output terminal via an interconnect for carrying a current. In the test operating state, the current pulse circuit generates at least one first current pulse with a first, predetermined time duration in a first test cycle and at least one second current pulse with a second, unknown time duration in a subsequent second test cycle. In addition to a first current flowing on the interconnect in the normal operating state, a second current flows on the interconnect during the first test cycle and a third current flows during the second test cycle in the test operating state.Type: GrantFiled: March 23, 2005Date of Patent: April 10, 2007Assignee: Infineon Technologies AGInventors: Aurel von Campenhausen, Marcin Gnat, Joerg Vollrath, Ralf Schneider
-
Patent number: 7185245Abstract: Test reading apparatus having a memory device having individual memory cells, a buffer device, which is connected to the memory device, and which stores data written to the memory cells in the memory device, an apparatus which has an input and an output, at least one test reference source which can be connected to the input of the apparatus by data stored in the buffer device, and a test apparatus, which is connected to the buffer device and to the output of the apparatus, and which is designed to compare a signal at the output of the apparatus with data stored in the buffer device.Type: GrantFiled: June 17, 2004Date of Patent: February 27, 2007Assignee: Infineon Technologies AGInventors: Gerd Dirscherl, Holger Sedlak, Tobias Schlager