Patents Represented by Attorney, Agent or Law Firm H. Donald Nelson
-
Patent number: 6468815Abstract: A method of reducing the effect of placement errors during defect capture and analysis during the manufacture of integrated devices on semiconductor wafers wherein defects from a current layer are evaluated in relation to defects from previous layers after an oversized overlay map has been utilized to perform a best-fit analysis of current defects and previous defects, the oversized overlay map reduced and a trend analysis performed to determine error type and the coordinates of defects translated to their proper location.Type: GrantFiled: January 3, 2000Date of Patent: October 22, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6463171Abstract: A method of analyzing and classifying defects on a semiconductor wafer during a semiconductor manufacturing process using an automatic defect resizing tool to accurately measure the sizes of defects.Type: GrantFiled: June 30, 1999Date of Patent: October 8, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6452840Abstract: A method of erasing a flash memory device that improves reliability and reduces the decrease in erase speed. The state of erasure is determined either during an erase phase or a verify phase and the information is fedback to a controller that adjusts the erase vertical electrical field that is to be applied to the array. The vertical electrical field is adjusted by changing the gate voltage, the well voltage or changing both simultaneously.Type: GrantFiled: October 21, 2000Date of Patent: September 17, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Ravi S. Sunkavalli, Lee Cleveland, Sameer S. Haddad, Richard Fastow, Tim Thurgate
-
Patent number: 6440789Abstract: A method of manufacturing a flash memory semiconductor device that eliminates the step of forming sidewall spacers on n-channel and p-channel transistor gate structures. Resist spacers having a dimension of Gn+2Sn are formed on n-channel transistor gate structures and an N+ implant is performed to form N+ implant is performed to form N+ regions in the n-channel substrate region. Resist spacers having a dimension of Gs +2Sp are formed on p-channel transistor gate structures and a P+ implant is performed to form P+ regions in the p-channel substrate region.Type: GrantFiled: November 1, 2000Date of Patent: August 27, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Darlene Hamilton, Len Toyoshiba, Michael Fliesler
-
Patent number: 6430572Abstract: A scan tool recipe management database system for recipes utilized in the scanning of semiconductor wafers during the manufacture of the semiconductor wafers. The scan tool recipe management database system includes workstations at each scan tool for simultaneously inputting recipes and changes to the recipes to the scan tool and to a scan tool recipe database.Type: GrantFiled: March 8, 1999Date of Patent: August 6, 2002Assignee: Advanced Micro Devices, INCInventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6424881Abstract: A method of manufacturing semiconductor devices wherein a computer generated list of appropriate review recipes for each layer is available to be used by a review station to review defects on each layer. The most appropriate review recipe is used by the review station unless a review station operator selects an alternate review recipe.Type: GrantFiled: September 23, 1999Date of Patent: July 23, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6423557Abstract: A method of inspecting a semiconductor wafer using scanning tools to find defects that occur during the manufacturing process and to the automatic classification, automatic selection of defects that require further analysis, the automatic selection of the equipment to perform the further analysis and the in-situ performance of the further analysis that includes destructive and non-destructive analysis.Type: GrantFiled: March 15, 2001Date of Patent: July 23, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6421574Abstract: A method of manufacturing semiconductor devices in which scan data for a current layer of a wafer of a lot being manufactured is compared to previous scan data for previous lots that has been stored in a defect management system. The automatic defect classification system determines whether additional wafers need to be scanned in order to obtain accurate defect data for the production lot to determine whether the current lot should or should not be placed on hold.Type: GrantFiled: September 23, 1999Date of Patent: July 16, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6395567Abstract: A method of detecting defects on dice in semiconductor wafer wherein each dice in a layer is scanned and data from each dice is compared to data collected from an ideal dice obtained from the same level on a pre-production wafer. The data from each dice is compared in an optical comparator with data from the ideal dice stored in a register.Type: GrantFiled: July 2, 1998Date of Patent: May 28, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6387820Abstract: A method of manufacturing a semiconductor device by forming layers of materials on a semiconductor substrate and utilizing a series of etch chemistries to remove portions of the layers of materials to form a metal stack. A patterned layer of photoresist determines the portions of the layers that will be etched. An etch process etches a hardmask material, a breakthrough etch process etches an antireflection layer, a conventional main etch process etches approximately 80 percent of the metal film, a first overetch process for a first selected period of time and a second overetch process for a second selected period of time provides a metal film stack having straight profiles and smooth sidewalls.Type: GrantFiled: September 19, 2000Date of Patent: May 14, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Anne Sanderfer
-
Patent number: 6381550Abstract: A method of utilizing Fast Chip Erase to screen endurance rejects. Multiple sectors in a device are selected and a time necessary to program all cells in the sectors is monitored and if the monitored time exceeds a first time, the device fails. A time necessary to erase all the cells without any overerased cells is monitored and if the time exceeds a second time, the device fails. A time necessary to correct overerased cells is monitored and if the time exceeds a third time, the device fails. The total time from erase until overerase correction is achieved is monitored and if the total time exceeds a fourth time, the device fails. The total time to determine erasability is monitored and if this time exceeds a fifth time, the device fails.Type: GrantFiled: May 28, 1999Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Edward Hsia, Phuong K. Banh, Darlene Hamilton
-
Patent number: 6377898Abstract: A method of analyzing and classifying defects on semiconductor wafers during a semiconductor manufacturing process using a comparator die selector system wherein an automatic defect classification review tool compares defects on a die location with an identical location on an identical die. The automatic defect classification review tool locates identical die with information from the comparator die selector system.Type: GrantFiled: April 19, 1999Date of Patent: April 23, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6338001Abstract: A method of manufacturing and inspecting semiconductor devices wherein defects on inspection wafers are tabulated in a stacked defect table wherein a defect table for each layer is generated per die number and a calculated cumulative die health statistic using an automatic defect classification system and a kill ratio for each defect. The cumulative die health statistic is carried over to the next defect table generated for the next layer.Type: GrantFiled: February 22, 1999Date of Patent: January 8, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6329273Abstract: A method of manufacturing a flash memory device in which minimal gate edge lifting is accomplished by minimally oxidizing the gate stack and exposed surface of the substrate, anisotropically etching the layer of oxide from the substrate, forming a doped solid source material on portions of the substrate in which source regions are to be formed and diffusing the dopants from the solid source material into the substrate.Type: GrantFiled: October 29, 1999Date of Patent: December 11, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Timothy Thurgate, Carl Robert Huster
-
Patent number: 6303394Abstract: A method of detecting and pre-classifying cluster type defects in a process for manufacturing semiconductor wafers. At least one inspection wafer is selected from a set of semiconductor wafers being process and the first layer of the set is processed. The first layer is scanned for defect information and it is determined whether a cluster pattern exists and comparing the cluster pattern to patterns stored in a pattern detection and classification register and pre-classifying the cluster pattern if a cluster pattern is detected and updating a defect database with comparison and pre-classification information for the first layer. Repeating the process for the next layer.Type: GrantFiled: November 3, 1998Date of Patent: October 16, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Paul J. Steffan, Allen S. Yu
-
Patent number: 6297065Abstract: A method of manufacturing semiconductor wafers wherein a metal layer is formed on a surface of a layer of interlayer dielectric on a partially completed semiconductor wafer and if it is determined that the metal layer is faulty, the faulty metal layer is removed, the surface of the layer of interlayer dielectric is lowered below the tops of metal plugs formed in the layer of interlayer dielectric, the tops of the metal plugs are planarized to the surface of the layer of interlayer dielectric and the metal layer is reformed on the surface of the interlayer dielectric. If the metal layer is determined to be good, the metal layer is etched. If the metal etch is faulty, the metal layer is removed, the layer of interlayer dielectric is reduced to below the tops of plugs formed in the layer of interlayer dielectric, the tops of the metal plugs are planarized down to the surface of the layer of interlayer dielectric and the layer of metal is reformed.Type: GrantFiled: January 12, 1999Date of Patent: October 2, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Jiahua Huang, Pei-Yuan Gao, Anne E. Sanderfer
-
Patent number: 6293698Abstract: Precise sensing and controlling of temperature during in-situ testing of a structure used in an integrated circuit by fabricating or placing a heat source element adjacent to the structure and by fabricating or placing a temperature sensing element adjacent to the structure.Type: GrantFiled: October 4, 1995Date of Patent: September 25, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Roger L. Alvis
-
Patent number: 6294430Abstract: A flash memory device and a method of manufacturing the flash memory device having high reliability in which a gate stack is formed on a tunnel oxide formed on a substrate and a layer of oxide is formed on the surfaces of the gate stack and exposed surfaces of the substrate. Nitrogen is diffused into the layer of oxide.Type: GrantFiled: January 31, 2000Date of Patent: September 25, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Richard Fastow, Sameer S. Haddad, Daniel Sobek
-
Patent number: 6291252Abstract: A method of manufacturing semiconductor wafers in a processing tool in which it is determined whether the tool has been on idle beyond a predetermined period of time. If the tool has not been on idle beyond the predetermined period of time, a product wafer is automatically processed. If the tool has been on idle beyond the predetermined period of time, a conditioning wafer is automatically processed.Type: GrantFiled: June 30, 1999Date of Patent: September 18, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Allen S. Yu, Paul J. Steffan
-
Patent number: 6287968Abstract: A method of manufacturing semiconductor wafers using electroless plating processing. A partially completed semiconductor wafer having trenches and vias formed in a layer of interlayer dielectric has a barrier layer globally formed on the surface of the partially completed semiconductor wafer. A seed layer is globally formed on the surface of the barrier layer. The barrier and seed layers are removed from portions of the surface of the partially completed semiconductor wafer on which plating is not to occur. The partially completed semiconductor wafer is then subjected to an electroless plating process and conductive material is plated on those portions of the seed layer that remains on the partially completed semiconductor wafer.Type: GrantFiled: January 4, 1999Date of Patent: September 11, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Allen S. Yu, Paul J. Steffan, Thomas C. Scholer