Patents Represented by Attorney John G. Graham
-
Patent number: 4061506Abstract: A semiconductive device and a method for producing the semiconductive device, wherein random defects or inaccuracies in precise registrations of certain patterns are compensated by the introduction of selected impurities. The selected impurities bring about changes in the electrical characteristics of those portions of the semiconductor affected by the random defects or registration inaccuracies so as to prevent them from causing malfunctions in the completed devices.Type: GrantFiled: May 1, 1975Date of Patent: December 6, 1977Assignee: Texas Instruments IncorporatedInventor: David Joal McElroy
-
Patent number: 4059826Abstract: N-channel silicon gate MOS memory cells are programmed by an ion implant step which is done prior to forming the gates or the diffused source and drain regions. The implanted devices have a threshold voltage which is about zero, so the devices cannot be turned off at usual logic levels. Either ROM or RAM arrays can be made using implant for programming.Type: GrantFiled: December 29, 1975Date of Patent: November 22, 1977Assignee: Texas Instruments IncorporatedInventor: Gerald D. Rogers
-
Patent number: 4055444Abstract: An improved method of making N-channel, silicon gate, MOS integrated circuits such as used for memories is disclosed. Structural damage to the crystalline silicon such as caused by an ion implant process is reduced by a high temperature treatment in an inert atmosphere followed by oxidation. This treatment also alters the concentration profile of the implanted impurity to provide improved device characteristics.Type: GrantFiled: January 12, 1976Date of Patent: October 25, 1977Assignee: Texas Instruments IncorporatedInventor: G. R. Mohan Rao
-
Patent number: 4050061Abstract: A random access memory device of the MOS integrated circuit type using an array of one-transistor storage cells employs bistable sense amplifier circuits, one located in the center of each column line. The bistable circuits have current-limiting control devices in series therewith and the control devices are selected by the address circuits in a manner such that during an initial sensing period the current is low, then during a later period more current may be permitted for a higher level output. In parts of the array which are not being accessed by the current address, the increased current level is not permitted, thus reducing power dissipation.Type: GrantFiled: May 3, 1976Date of Patent: September 20, 1977Assignee: Texas Instruments IncorporatedInventor: Norihisa Kitagawa
-
Patent number: 4049974Abstract: A computing system includes a central processor unit (CPU) in combination with external memory units. The CPU includes, on a single chip, an arithmetic logic unit (ALU), an instruction register, a random access memory and a control system. Interconnection of the functional elements of the CPU is accomplished via sequential use of a common parallel buss. The ALU contains precharged parity and carry propagate circuits which enhance circuit speed. The precharged circuits are formed using conventional insulated-gate-field-effect transistor fabrication techniques.Type: GrantFiled: February 12, 1974Date of Patent: September 20, 1977Assignee: Texas Instruments IncorporatedInventors: Gary W. Boone, Jerry L. Vandierendonck
-
Patent number: 4037094Abstract: A computing system includes a central processor unit (CPU) in combination with external memory units. The CPU includes an arithmetic logic (ALU), an instruction register, a random access memory, and a control system for interconnecting the functional elements of the CPU via sequential use of a common parallel buss, enabling the CPU to be defined on a single chip. The ALU is capable of performing eight separate arithmetic and logic functions utilizing common logic gates.Type: GrantFiled: August 31, 1971Date of Patent: July 19, 1977Assignee: Texas Instruments IncorporatedInventor: Jerry L. Vandierendonck
-
Patent number: 4037090Abstract: An MOS/LSI semiconductor chip for providing the functions of an electronic calculator or digital processor includes a RAM for data storage, a ROM for program instruction storage, an arithmetic unit for performing operations on data, and control circuitry for defining the functions of the machine in response to instructions from the ROM as well as conditions in the machine and inputs from external. The operation is digit oriented in that in a basic machine cycle one digit of the RAM is accessed. Also, in a machine cycle the ROM is addressed to provide an instruction word, and the word is decoded and executed. A unique five phase clocking arrangement is used which permits the complex operations to be implemented within a machine cycle.Type: GrantFiled: August 9, 1976Date of Patent: July 19, 1977Assignee: Texas Instruments IncorporatedInventor: Joseph H. Raymond, Jr.
-
Patent number: 4031415Abstract: Disclosed is an address buffer circuit for use in semiconductor memories or the like which are implemented in MOS integrated circuits. A cross-coupled differential pair of MOS transistors is used to detect an address input during a short time window, and internal address signals are generated from the state of the cross-coupled pair.Type: GrantFiled: October 22, 1975Date of Patent: June 21, 1977Assignee: Texas Instruments IncorporatedInventors: Donald J. Redwine, Norishisa Kitagawa
-
Patent number: 4024386Abstract: An MOS/LSI semiconductor chip for providing the functions of an electronic calculator or digital processor includes a data memory, an arithmetic unit for executing operations on data, and a control arrangement for defining the functioning of the machine including a ROM for storing a large number of instruction words, and control decoders for receiving instruction words from the ROM and producing various commands for the control arrangement. Separate X and Y address registers are provided for selecting the location in the ROM for the next instruction. Input and output terminals are provided, as for keyboard input, and display output. A test mode of operation is provided for quality control upon completion of manufacture of the chip.Type: GrantFiled: November 19, 1974Date of Patent: May 17, 1977Assignee: Texas Instruments IncorporatedInventors: Edward R. Caudel, Joseph H. Raymond, Jr.
-
Patent number: 4021656Abstract: An MOS/LSI semiconductor chip for providing the functions of an electronic calculator or digital processor includes a RAM for data storage, a ROM for program instruction storage, an arithmetic unit for performing operations on data, and control circuitry for defining the functions of the machine in response to instructions from the ROM as well as conditions in the machine and inputs from external. The operation is digit oriented in that in a machine cycle one digit of the RAM is accessed, and also the ROM is addressed to provide an instruction word which is decoded and executed. The data input to the system is by four parallel lines which may be connected to a scanned keyswitch matrix or to BCD or binary data sources. Within the chip, the data inputs may be coupled to the input of the arithmetic unit, or to the data memory directly.Type: GrantFiled: November 19, 1974Date of Patent: May 3, 1977Assignee: Texas Instruments IncorporatedInventors: Edward R. Caudel, Joseph H. Raymond, Jr.
-
Patent number: 4021781Abstract: A read-only-memory for use in an electronic calculator or the like, implemented in a large-scale-integrated MOS semiconductor chip. The ROM is designed to save space on the chip by employing a virtual ground feature and to operate fast due to a precharge system. The memory cells are in an array defining X and Y lines, with the presence or absence of a bit being determined by thin oxide under an X line between adjacent Y lines. Ground lines are provided for groups of Y lines, and the Y-decode matrix includes an arrangement for connecting a selected Y-line to a non-adjacent ground line and to an output line, using a minimum number of transistors. The Y lines are precharged to a value significantly less than the chip supply voltage, so that operating speed is enhanced.Type: GrantFiled: November 19, 1974Date of Patent: May 3, 1977Assignee: Texas Instruments IncorporatedInventor: Edward R. Caudel
-
Patent number: 4014013Abstract: A multiplexed system for displaying characters as in an electronic calculator, wherein the display is of the segemented type, typically employing visible light emitting diodes. Instead of actuating the digits or characters of the display in sequence while selectively actuating the segments of the display, the segments are scanned in a regular sequence while the digits are selectively actuated in a code corresponding to the data to be displayed. This system permits the construction of a calculator in which the display is driven directly from an MOS/LSI calculator chip without using digit and segment drivers.Type: GrantFiled: April 7, 1975Date of Patent: March 22, 1977Assignee: Texas Instruments IncorporatedInventor: David J. McElroy
-
Patent number: 4014012Abstract: A method for displaying characters using a segment scanning technique, as for an electronic calculator of the type employing segmented visible light emitting diodes. The segments are scanned in a regular sequence while the digits are selectively actuated in a code corresponding to the data to be displayed. A representation of each segment to be displayed is compared with each of the digits in a data memory, and a display signal is generated if the digit contains each segment. These display signals are used to control the selective actuation of the digits.Type: GrantFiled: April 7, 1975Date of Patent: March 22, 1977Assignee: Texas Instruments IncorporatedInventor: Edward R. Caudel
-
Patent number: 3996655Abstract: The disclosure relates to methods of forming Insulated Gate Field Effect transistors and the product suitable for integrated circuits with channel lengths of 1 micron or less, the transistors being isolated from other transistors or other components in the circuit without the requirements of extra isolation steps. This is provided by means of a double diffusion which isolates the channel of the transistor from other elements in the circuit. Channel length is solely a function of the diffusion schedule through openings in the oxide through which the double diffusion takes place.Type: GrantFiled: August 25, 1975Date of Patent: December 14, 1976Assignee: Texas Instruments IncorporatedInventors: James A. Cunningham, James E. Schroeder, Mark Roman Guidry
-
Patent number: 3986178Abstract: An integrated injection logic memory cell includes a latch circuit for holding a binary bit of information. Circuits are provided to maintain current injection into the latch circuit at all times, including during the reading and writing operations. The latch circuit is made up of a pair of cross coupled vertical, inverted transistors. The circuits for maintaining the injection current into the latch are made up of lateral transistors selectivity coupled to a memory access control circuit for supplying bi-level signals through word and column select lines.Type: GrantFiled: July 28, 1975Date of Patent: October 12, 1976Assignee: Texas InstrumentsInventors: David J. McElroy, Wiley P. Snuggs
-
Patent number: 3970995Abstract: An electronic calculator or data processing system implemented on semi-conductor chips to operate several chips in synchronism where at least one element common to the operation of all chips is responsive to sequentially generated operating states.A master clock applies clock pulses to the clock input terminal of one chip.A control gate is provided in the circuit leading to the clock input terminals of the other chip or chips.A comparator is connected to selected operating state output terminals from both or all of said chips and is connected to the control gate for inhibiting flow of clock signals to the other chip or chips so long as said selected states differ.Type: GrantFiled: February 27, 1974Date of Patent: July 20, 1976Assignee: Texas Instruments IncorporatedInventors: Daniel Adrian Baudouin, John R. Dumas
-
Patent number: 3967258Abstract: A system for detecting intruders in a building, using sets of light emitters and detectors. Interruption of a beam between an emitter and a detector produces a radio signal picked up by a control console. The system is easily installed because the emitters and detectors are battery powered, requiring no connection to house wiring, and the radio link between detectors and the control console avoids wiring for the signal circuit.Type: GrantFiled: August 6, 1973Date of Patent: June 29, 1976Assignee: Texas InstrumentsInventor: J. Fred Bucy, Jr.
-
Patent number: 3962684Abstract: A computing system includes a central processor unit (CPU) integrated on a monolithic chip, in combination with a plurality of external memory units. The CPU includes a parallel arithmetic logic unit (ALU) and an internal random access memory interconnected on a common parallel bus with an instruction register. The random access memory defines the general purpose data registers, program and memory address registers, and a multilevel program address stack. Timing circuitry in the CPU enables utilization of either serial or random access external memory units. The timing control of the CPU enables a method of operation characterized by sequential transmission of low order address bits, WRITE data, high order address bits and READ data over a common external parallel bus that interconnects the CPU with the external memory.Type: GrantFiled: August 31, 1971Date of Patent: June 8, 1976Assignee: Texas Instruments IncorporatedInventors: Edward R. Caudel, Gary W. Boone
-
Patent number: 3955181Abstract: A memory cell comprising field effect transistors for use in a random access memory array. The cell is of the dynamic type wherein data is stored on capacitive elements, and is self-refreshing; no circuitry external to the array is needed for refresh, other than clock sources. Five MOS field effect transistors are employed, with two non-overlapping clocks, a data buss for each row of the array and one address line for each column. The transistors and associated capacitors are arranged to reinforce a stored "1" or "0".Type: GrantFiled: November 19, 1974Date of Patent: May 4, 1976Assignee: Texas Instruments IncorporatedInventor: Joseph H. Raymond, Jr.
-
Patent number: 3949367Abstract: Control of a drum printer by signals from an LSI/MOS calculator chip. Drum generated signals and control signals generated on a second LSI/MOS chip operating in synchronism with the calculator chip selectively provide for actuation of a line of print hammers.Further, two channels coupling the calculator chip to the control chip provide for flow of coded character words and function words for printing of both functions and characters on a given line.Further, control of the printer is accomplished by observing which digit time in the calculator chip a specific dedicated flag is set.Type: GrantFiled: December 28, 1973Date of Patent: April 6, 1976Assignee: Texas Instruments IncorporatedInventor: Michael J. Cochran