Patents Represented by Attorney Yuanmin Cai
-
Patent number: 8351063Abstract: Print jobs received at a printer are assigned a reference which is incorporated as a representation of the reference in the printed print job. When the user recovers the printjob, the part of said print job incorporating said representation of said reference. is scanned back into the printer, which is then able to read the representation. By monitoring the time intervening between the printing of the print job and the scanning of the part of the print job incorporating the representation, the system is able to monitor the delay, and in a case where this exceeds a threshold to notify the user accordingly.Type: GrantFiled: April 23, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Alexandre Chabrol, Benoit Granier, Aurelien Jarry, Arnaud Mante
-
Patent number: 8349723Abstract: An embodiment of the invention provides a semiconductor structure, which may include a stud of a first conductive material formed inside a dielectric layer; a via of a second conductive material having a bottom and sidewalls with the bottom and the sidewalls being covered by a conductive liner, and the bottom being formed directly on top of the stud and being in contact with the via through the conductive liner; and one or more conductive paths of a third conductive material connecting to the via through the conductive liner at the sidewalls of said the. A method of making the semiconductor structure is also provided.Type: GrantFiled: January 3, 2012Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Ronald Filippi, Wai-kin Li, Ping-Chuan Wang
-
Patent number: 8349674Abstract: Embodiments of the present invention provide a method of forming a semiconductor structure. The method includes creating an opening inside a dielectric layer, the dielectric layer being formed on top of a substrate and the opening exposing a channel region of a transistor in the substrate; depositing a work-function layer lining the opening and covering the channel region; forming a gate conductor covering a first portion of the work-function layer, the first portion of the work-function layer being on top of the channel region; and removing a second portion of the work-function layer, the second portion of the work-function layer surrounding the first portion of the work-function layer, wherein the removal of the second portion of the work-function layer insulates the first portion of the work-function layer from rest of the work-function layer.Type: GrantFiled: March 28, 2011Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Shom Ponoth, David V. Horak, Charles W. Koburger, III, Chih-Chao Yang
-
Patent number: 8340137Abstract: A method and device for performing skew detection on data transmitted over a data channel and a high speed optical communication interface including the device are disclosed, wherein data of a reference frame over a reference channel is composed sequentially of a reference data segment with a length of Umax over each of data channels to be subject to skew detection.Type: GrantFiled: May 7, 2010Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Liang Chen, Yi Jie Xue, Hong Wei Wang, Shu Gong
-
Patent number: 8305102Abstract: Embodiments of the present invention provide a probe card in which the positional shift of the tip of a probe can be compensated for in response to a change in the temperature, and a wafer test in a wide range of temperatures can be performed. More specifically, the probe card includes a substrate, a probe composed of a first metallic material having a first thermal expansion coefficient, a base of the probe being joined to the substrate, a tip of the probe coming into contact with a connection terminal of an electronic device, and a thermal compensation member composed of a second metallic material having a second thermal expansion coefficient that is higher than the first thermal expansion coefficient, a base of the thermal compensation member being fixed to the substrate, a tip of the thermal compensation member coming into contact with the probe at an intermediate portion between the base of the probe and the tip of the probe.Type: GrantFiled: January 25, 2010Date of Patent: November 6, 2012Assignee: International Business Machines CorporationInventors: Yoshikazu Takahashi, Hiroshi Ban
-
Patent number: 8299567Abstract: Structures of electronic fuses (e-fuse) are provided. An un-programmed e-fuse includes a via of a first conductive material having a bottom and sidewalls with a portion of the sidewalls being covered by a conductive liner and the bottom of the via being formed on top of a dielectric layer, and a first and a second conductive path of a second conductive material formed on top of the dielectric layer with the first and second conductive paths being conductively connected through, and only through, the via at the sidewalls. A programmed e-fuse includes a via; a first conductive path at a first side of the via and being separated from sidewalls of the via by a void; and a second conductive path at a second different side of the via and being in conductive contact with the via through sidewalls of the via.Type: GrantFiled: November 23, 2010Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Ping-Chuan Wang, Chunyan E Tian, Ronald Filippi, Wai-kin Li
-
Patent number: 8299542Abstract: A field-effect transistor is provided. The field-effect transistor includes a gate structure including a fully silicided gate material overlying a gate dielectric disposed on a substrate, the fully silicided gate material having an upper region and a lower region, wherein the lower region has a first lateral dimension in accordance with a lateral dimension of the gate dielectric, and the upper region has a second lateral dimension different from the first lateral dimension.Type: GrantFiled: January 5, 2010Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Zhijiong Luo, Huilong Zhu
-
Patent number: 8298385Abstract: A method and an apparatus are provided in which non-directional and directional metal (e.g. Ni) deposition steps are performed in the same process chamber. A first plasma is formed for removing material from a target; a secondary plasma for increasing ion density in the material is formed in the interior of an annular electrode (e.g. a Ni ring) connected to an RF generator. Material is deposited non-directionally on the substrate in the absence of the secondary plasma and electrical biasing of the substrate, and deposited directionally when the secondary plasma is present and the substrate is electrically biased. Nickel silicide formed from the deposited metal has a lower gate polysilicon sheet resistance and may have a lower density of pipe defects than NiSi formed from metal deposited in a solely directional process, and has a lower source/drain contact resistance than NiSi formed from metal deposited in a solely non-directional process.Type: GrantFiled: March 13, 2008Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Keith Kwong Hon Wong, Robert J. Purtell
-
Patent number: 8302068Abstract: The present invention provides a method and computer program product for designing an on-wafer target for use by a model-based design tool such as OPC or OPC verification. The on-wafer target is modified by modifying a critical dimension so as to improve or optimize an electrical characteristic, while also ensuring that one or more yield constraints are satisfied. The use of an electrically optimized target can result in cost-effective mask designs that better meet the designers' intent.Type: GrantFiled: January 19, 2010Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: James A. Culp, Lars W. Liebmann
-
Patent number: 8299556Abstract: A multi-junction opto-electronic device including a stack of wavelength selective absorption layers is proposed. The absorption layers include each a first layer with a grating of a specific pitch defining the wavelength of the incident light to be absorbed within a subjacent second electrically active layer itself on a third electrically inactive layer. The second electrically active layer within the different absorption layers is in electrical connection with lateral contacts to extract the electrical charge carriers generated by the absorbed incident light within the active layer. The grating within the first layer of the absorption layers is defined by periodic stripes of specific width depending on the wavelength to be absorbed by the respective absorption layers. The period of the stripes alignment is defined by the pitch of the grating. Advantageously, ordinary silicon technology can be used.Type: GrantFiled: December 7, 2009Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Matthias Fertig, Thomas Pflueger, Thomas Morf, Nikolaj Moll
-
Patent number: 8300250Abstract: Print jobs received at a printer are assigned a reference which is incorporated as a visible representation of the reference in the printed print job. When the user recovers the print job, the reusable print job addendum. is fed back into the printer, for reuse in later print jobs.Type: GrantFiled: April 23, 2008Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Alexandre Chabrol, Benoit Granier, Aurelien Jarry, Arnaud Mante
-
Patent number: 8301481Abstract: A data processing system for analyzing rejection rejections in a manufacturing process having more than one level of manufacture stores test results from an nth-level test for review by an OEM and, subject to consent of the nth level vendor, for review by a vendor on a lower level. The data for rejection analysis is linked to data in a manufacturing floor control system.Type: GrantFiled: September 12, 2005Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Michael A. Boraas, Biao Cai, Jeffrey G. Komatsu, John S. Maresca
-
Patent number: 8288828Abstract: A via contact is provided to a diffusion region at a top surface of a substrate which includes a single-crystal semiconductor region. The via contact includes a first layer which consists essentially of a silicide of a first metal in contact with the diffusion region at the top surface. A dielectric region overlies the first layer, the dielectric region having an outer surface and an opening extending from the outer surface to the top surface of the substrate. A second layer lines the opening and contacts the top surface of the substrate in the opening, the second layer including a second metal which lines a sidewall of the opening and a silicide of the second metal which is self-aligned to the top surface of the substrate in the opening. A diffusion barrier layer overlies the second layer within the opening. A third layer including a third metal overlies the diffusion barrier layer and fills the opening.Type: GrantFiled: September 9, 2004Date of Patent: October 16, 2012Assignee: International Business Machines CorporationInventors: Michael M. Iwatake, Kevin E. Mello, Matthew W. Oonk, Amanda L. Piper, Yun Y. Wang, Keith K. Wong
-
Patent number: 8234601Abstract: A method of calibrating a lithographic process model is provided. The method includes providing a test pattern that includes a plurality of shapes; transferring the test pattern onto a photo-mask forming a resist image of the test pattern using the photo-mask; collecting model calibration data from the resist image; and calibrating the lithographic process model using the model calibration data, wherein the plurality of shapes of the test pattern have at least a first shape and a second shape, and distances from an edge of the first shape to an edge of the second shape over a range thereof, when being measured parallel to each other, differ from each other.Type: GrantFiled: May 14, 2010Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: Amr A. Abdo, Alexander C. Wei
-
Patent number: 8232204Abstract: Embodiments of the present invention provide a method of forming borderless contact for transistor. The method may include forming a gate of a transistor, on top of a substrate, and spacers adjacent to sidewalls of the gate; forming a sacrificial layer surrounding the gate; causing the sacrificial layer to expand in height to become higher than the gate, the expanded sacrificial layer covering at most a portion of a top surface of the spacers and thereby leaving an opening on top of the gate surrounded by the spacers; filling the opening with a dielectric cap layer; replacing the expanded sacrificial layer with a dielectric layer; and forming a conductive stud contacting source/drain of the transistor, the conductive stud being isolated from the gate by the dielectric cap layer.Type: GrantFiled: June 29, 2011Date of Patent: July 31, 2012Assignee: International Business Machines CorporationInventors: David V. Horak, Charles W. Koburger, III, Steven J. Holmes, Shom Ponoth, Chih-Chao Yang
-
Patent number: 8227339Abstract: Embodiments of the invention provide a method of creating vias and trenches with different length. The method includes depositing a plurality of dielectric layers on top of a semiconductor structure with the plurality of dielectric layers being separated by at least one etch-stop layer; creating multiple openings from a top surface of the plurality of dielectric layers down into the plurality of dielectric layers by a non-selective etching process, wherein at least one of the multiple openings has a depth below the etch-step layer; and continuing etching the multiple openings by a selective etching process until one or more openings of the multiple openings that are above the etch-stop layer reach and expose the etch-stop layer. Semiconductor structures made thereby are also provided.Type: GrantFiled: November 2, 2009Date of Patent: July 24, 2012Assignee: International Business Machines CorporationInventors: Shom Ponoth, David V. Horak, Takeshi Nogami, Chih-Chao Yang
-
Patent number: 8219041Abstract: A design structure embodied in a machine-readable medium used in a design process provides a transmitter having a frequency response controllable in accordance with an operational parameter, and may include a storage operable to store operational parameters for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. A sensor can be used to detect an operating condition. In response to a change in the detected operating condition, a stored operational parameter corresponding to the detected operating condition can be used to control the frequency response of the transmitter.Type: GrantFiled: November 19, 2007Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Hayden C. Cranford, Jr., Joseph Natonio, James D. Rockrohr, Huihao Xu, Steven J. Zier
-
Patent number: 8219040Abstract: A method is provided for operating a transmitter integrated in a microelectronic element. In a calibration phase, a plurality of operational parameters are stored for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. Upon detecting an operating condition such as a temperature or power supply voltage level, the corresponding stored operational parameter is applied to the transmitter to control the frequency response.Type: GrantFiled: June 27, 2007Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: Louis L. Hsu, Hayden C. Cranford, Jr., Joseph Natonio, James D. Rockrohr, Huihao Xu, Steven J. Zier
-
Patent number: 8219964Abstract: The present invention provides a method and computer program product for designing an electrically testable pattern that is based on patterns derived from the desired chip layout to be printed. Such electrical test patterns are based on the features within a region of influence around critical sites. The critical sites may be identified, for example, by processing the chip layout through an OPC verification tool that flags potential failure sites. The electrical test pattern is formed from features within an region of influence (ROI) around the critical site, and also include electrical feed lines at terminal ends of one or more features having an electrical characteristic that is sensitive to changes in the printed environment of the critical site. The feed lines may be locate on the same or a different layer than the critical site, depending on the chip design.Type: GrantFiled: January 14, 2010Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: James A. Bruce, Edward W. Conrad, Jacek G. Smolinski
-
Patent number: 8209856Abstract: Embodiments of the present invention provide a printed wiring board in which solder bumps of a mounted semiconductor chip are less prone to be ruptured. The printed wiring board includes a coreless substrate which includes: a dielectric layer having a main surface and a connecting pad embedded in the dielectric layer. The connecting pad is shaped like a brimmed hat. That is, the connecting pad includes a plate portion whose diameter ?1 is about 95 ?m and a contact portion whose diameter ?c is about 75 ?m. The main surface of the contact portion is exposed at the main surface of the dielectric layer. Since diameter ?c of the contact portion is substantially the same as diameter ?2 of an under bump metal at the semiconductor chip side, even if mechanical stress is applied in a direction in which the semiconductor chip is peeled off from the coreless substrate, the stress disperses evenly to both of the connecting pad and the under bump metal, and thus rupture is less prone to occur.Type: GrantFiled: October 5, 2009Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Hiroyuki Mori, Kazushige Kawasaki