Patents Assigned to Agilent Technologies
-
Patent number: 7042604Abstract: Systems and methods for making a self-aligning optical system are provided, Briefly described, in architecture, one such system for making an optical system, among others, can be implemented as follows. The system includes a grating substrate supporting a holographically-formed diffraction grating and an array mount for defining relative locations of point sources of light. The array mount contains recording points that define locations of point sources of recording light used to illuminate the grating substrate during fabrication of the holographically-formed diffraction grating and use points that define locations of light apertures used in operation of the holographically-formed diffraction grating. Other systems and methods are also provided.Type: GrantFiled: March 2, 2004Date of Patent: May 9, 2006Assignee: Agilent Technologies, Inc.Inventors: Thomas L. Mikes, Kenneth R. Wildnauer, Rene Helbing
-
Patent number: 7041966Abstract: The present invention relates to an apparatus for delivering ions to a vacuum chamber. The apparatus comprises an ionization chamber, an ionization region within the ionization chamber, a vacuum interface at a vacuum interface voltage and a vacuum chamber, wherein the ionization chamber communicates with the vacuum chamber through the vacuum interface. Sample is introduced into the ionization chamber from an electrospray assembly at approximately ground potential. Two electrodes are provided within the chamber such that three electric fields are generated, a first field extending from the electrospray assembly to the first electrode, a second field extending from the second electrode to the first electrode, and a third field extending from the second electrode to the vacuum interface. Ions are forced to travel through the fields in order before entering the vacuum chamber. In addition, the invention provides a method of delivering ions to a vacuum chamber.Type: GrantFiled: October 29, 2004Date of Patent: May 9, 2006Assignee: Agilent Technologies, Inc.Inventors: William D. Frazer, Steven M. Fischer, Robert K. Crawford
-
Publication number: 20060093305Abstract: An electro-optical subassembly generally includes a base supporting at least one lead and a lens unit having a lens. The lead supports an electro-optical component. The lens unit is through transmission laser welded to the base such that the lens is aligned with the electro-optical component.Type: ApplicationFiled: October 29, 2004Publication date: May 4, 2006Applicant: AGILENT TECHNOLOGIES, INC.Inventors: Alvin Lim, Adrianus Van Haasteren, Frank Flens
-
Publication number: 20060093289Abstract: An electro-optical subassembly formed using an optical unit and a base. The optical unit has a lens and a cavity in communication with the lens, the cavity having surfaces aligned with the lens. The base includes a body, shaped to fit within the cavity so as to have a predetermined alignment with the lens, and a plurality of leads embedded in and extending from the body. At least one end of one lead is positioned behind the lens when the base is inserted into the cavity. An electro-optical component supported by the at least one lead behind the lens and is optically accessible to the lens when the base is inserted into the optical unit.Type: ApplicationFiled: October 29, 2004Publication date: May 4, 2006Applicant: AGILENT TECHNOLOGIES, INC.Inventors: Adrianus Van Haasteren, Alvin Lim, Frank Flens, Tom Wong
-
Patent number: 7038437Abstract: A digitally implemented slew rate controller for a power supply and a power supply having the same. An output up-programming signal is provided that enables the power supply to change an output voltage and current at a maximum rate which does not engage the protection circuits which are employed to protect components of the power supply. The maximum rate of change decreases as the output voltage increases. The up-programming speed of the power supply output optimizes the output by considering that an amount of output current available for charging an output capacitor of the power supply will decrease as the output voltage increases for a resistive load. An output down-programming control signal enables a discharge device to dissipate heat with a constant power characteristic, which will minimize a time required to reduce the output voltage while not exceeding a maximum power dissipation rating of the discharge device.Type: GrantFiled: December 31, 2003Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventors: John Kenny, Michael Joseph Benes, Marko Vulovic
-
Patent number: 7038602Abstract: In one representative embodiment, scaling factors and delay values associated with respective analog-to-digital converters (ADCs) of an interleaved ADC are stored in memory. As a digital sample from the interleaved ADC is received, a respective amplitude scaling factor is retrieved from memory and applied to the digital sample. Preferably, a first order correction is then applied to the amplitude corrected-sample. The first order correction estimates the derivative using the current amplitude corrected sample and at least one additional amplitude corrected sample. The derivative is multiplied by an estimate of the respective timing delay associated with the particular sample. The corrected amplitude value is added to the multiple of the derivative and the timing delay to form the fully corrected digital sample.Type: GrantFiled: October 30, 2004Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventor: George S. Moore
-
Patent number: 7039545Abstract: Test development tools, systems and/or methods which include providing access to a pre-established serial test program having a series of test code portions; providing for evaluating the series of test code portions and determining whether any respective test code portions of the series of test code portions are independently operable thereby allowing for combination in a new test program, the evaluating and determining steps providing at least one output result thereof; and providing for defining a new test program including a new test code portion for at least partially concurrently testing first and second sub-parts of a device under test using the at least one output result of the evaluating and determining steps.Type: GrantFiled: April 19, 2004Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventors: Laura Marie Bundy, Julia Ann Keahey
-
Patent number: 7038465Abstract: The power differential between balanced signals is measured and the resultant level is used to control the phase between the signals. In one embodiment, I and Q inputs to vector modulator is adjusted to control the phase.Type: GrantFiled: April 2, 2003Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventors: Joel P. Dunsmore, Brian LeMay
-
Patent number: 7039375Abstract: The invention provides an up/down converter with low phase noise. Signals from a first local oscillator are fed through a power splitter to first and second mixers. Signals from a second local oscillator and signals from the power splitter are mixed by the second mixer. The frequency component of the difference between the two signals is removed by a first bandpass filter and passed to a third mixer. Input signals are mixed with signals from the power splitter by the first mixer, and the lower frequency component of the output signals from the first mixer is removed by a second bandpass filter and is passed to the third mixer. Signals from the first and second bandpass filters are mixed by the third mixer. The higher frequency component of the output signals is removed by a low pass filter and is output.Type: GrantFiled: December 19, 2002Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventor: Satoshi Roppongi
-
Patent number: 7038242Abstract: An array of light-sensitive sensors utilizes bipolar phototransistors that are formed of multiple amorphous semiconductor layers, such as silicon. In the preferred embodiment, the bipolar transistors are open base devices. In this preferred embodiment, the holes that are generated by reception of incoming photons to a particular open base phototransistor provide current injection to the base region of the phototransistor. The collector region is preferably an intrinsic amorphous silicon layer. The phototransistors may be operated in either an integrating mode in which bipolar current is integrated or a static mode in which a light-responsive voltage is monitored.Type: GrantFiled: February 28, 2001Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventors: Paul J. Vande Voorde, Frederick A. Perner, Dietrich W. Vook, Min Cao
-
Patent number: 7036526Abstract: A valve for liquid separation, especially for analytical or preparative liquid chromatography, includes a valve body having an inlet and at least two outlets connected to the inlet for a flow of liquid. The valve body includes a sealing element having shut-off surfaces for alternately shutting off the outlets. The shut-off surfaces face away from each other and have the shape of a cone segment or spherical segment.Type: GrantFiled: September 29, 2000Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventor: Bernhard Dehmer
-
Patent number: 7039145Abstract: In the field of optical communications, the need to remove jitter from a Synchronous Digital Hierarchy (SDH) or Synchronous Optical NETwork (SONET) datastream is recognized. Consequently, the present invention provides a First-In-First-Out (FIFO) buffer having a read-out clock frequency that is controlled in response to a depth error of the FIFO buffer. The control of the read-out clock frequency is achieved by a hardware control loop coupled to the FIFO buffer. The period of the control loop is a product of the frequency at which the depth error of the FIFO buffer is acquired and another factor. The another factor is the number of states of logic employed by the control loop raised to an integer power.Type: GrantFiled: February 27, 2003Date of Patent: May 2, 2006Assignee: Agilent Technologies, Inc.Inventor: Gordon Old
-
Patent number: 7035025Abstract: Compact beam manipulators employ one or more Risley prism sets with or without a parallel plate translator. One beam manipulator contains a plate mounted to permit pitch and yaw adjustments and a prism set mounted to permit rotations. The rotations of the prisms adjust a beam direction, and adjustment of the plate adjusts the beam position. Another beam manipulator contains a prism set mounted to permit rotations and pitch and yaw adjustments of the prisms. The rotations and pitch and yaw adjustments provide coupled changes in the position and direction of a beam, and iterative adjustments alternate between rotating prisms to change the beam direction and the adjusting pitch and yaw to change the beam position. The iterative adjustments are complete when the beam has a target position and a target direction to within required tolerances. Gluing elements to optic holders minimizes stress-induced birefringence and temperature and humidity effects.Type: GrantFiled: May 28, 2003Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventors: James B. Prince, Scott M. Detro
-
Patent number: 7034681Abstract: A security system including several camera devices and a communication device in sites at which monitoring is required by a user. The several camera devices may constantly monitor the sites. The camera devices have motion detecting functions and provide unusual status reporting signals and necessary image information to the communications device when the movements of an intruder have been detected. The communication device communicates with and is connected to a server that serves as an information center via the internet line when unusual status signals have been received. The information from the camera devices is also sent to server. The server automatically notifies the user by a predetermined user-selected method. The notified user can access the server and confirm the information.Type: GrantFiled: November 20, 2001Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventors: Kenji Yamamoto, Koh Murata
-
Patent number: 7034290Abstract: The invention provides a substrate for use in an ion source of a mass spectrometer system. The substrate may be employed independently or in conjunction with an ion source or a mass spectrometry system. A substrate is provided having at least one pattern recognition site and a carbon nanotube adjacent to the pattern recognition site. Methods of making and ionizing samples using the pattern recognition site and carbon nanotube surface are also disclosed.Type: GrantFiled: September 24, 2004Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventors: Jennifer Lu, Timothy H. Joyce
-
Patent number: 7032454Abstract: A piezoelectric cantilever pressure sensor array is disclosed. The piezoelectric cantilever pressure sensor array contains a substrate, a readout circuit, and piezoelectric cantilever pressure sensors electrically connected to the readout circuit. Each piezoelectric cantilever pressure sensor contains an elongate piezoelectric cantilever mounted at one end on the substrate and extending over a cavity. The piezoelectric cantilever contains a piezoelectric layer sandwiched between two electrodes and generates a measurable voltage when deformed under pressure. The piezoelectric cantilever pressure sensor array can be manufactured at low cost and used in various applications including fingerprint identification devices.Type: GrantFiled: March 5, 2004Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventor: Jun Amano
-
Patent number: 7034548Abstract: A test system and method characterize a balanced device under test (DUT) with a vector network analyzer (VNA) measurement system using a differential or balanced stimulus signal and further calibrate the VNA using conventional calibration standards. An effect of errors introduced by an uncalibrated portion of the measurement system, such as test fixturing and hybrid junction coupling, is de-embedded from measured S-parameters for the DUT. The method includes calibrating the VNA, characterizing the uncalibrated portion, measuring S-parameters for the DUT with the calibrated VNA, and de-embedding the uncalibrated portion characterization from the S-parameter measurements. The test system includes a multiport VNA measurement system that includes a hybrid coupler, an optional test fixture, and a computer program. A processor executes the computer program. Instructions of the computer program implement the method.Type: GrantFiled: April 11, 2003Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventor: Keith F. Anderson
-
Patent number: 7034546Abstract: A method and apparatus for determining the insertion loss of a conductor. The method includes introducing a test signal into a first signal transmission path and a second signal transmission path. The conductor is included in the first path but at least partially excluded from the second path. The method includes measuring the strength of the test signal from the two paths and obtaining the insertion loss of the conductor from the two measured values.Type: GrantFiled: May 28, 2004Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventors: Mansukh C. Manani, Harshang Pandya
-
Patent number: 7035324Abstract: A method and apparatus compensates for phase noise added by a spectrum analyzer from phase noise measurements of a signal under test (SUT) taken by the spectrum analyzer. The method comprises the steps of measuring the phase noise of the SUT, determining the added phase noise of the spectrum analyzer, and applying a mathematical correction to the measured phase noise. A spectrum analyzer apparatus that compensates for added phase noise comprises a controller portion, a memory portion, a signal conversion and detection portion, and a compensation algorithm stored in the memory portion. A system that compensates for added phase noise comprises a controller having a control algorithm and a spectrum analyzer. The compensation and control algorithms are computer programs that implement the method of the present invention.Type: GrantFiled: August 1, 2001Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventors: Wing Jong Mar, Joseph Michael Gorin
-
Patent number: 7034331Abstract: The tunnel junction structure comprises a p-type tunnel junction layer of a first semiconductor material, an n-type tunnel junction layer of a second semiconductor material and a tunnel junction between the tunnel junction layers. At least one of the semiconductor materials includes gallium (Ga), arsenic (As) and either nitrogen (N) or antimony (Sb). The probability of tunneling is significantly increased, and the voltage drop across the tunnel junction is consequently decreased, by forming the tunnel junction structure of materials having a reduced difference between the valence band energy of the material of the p-type tunnel junction layer and the conduction band energy of the n-type tunnel junction layer.Type: GrantFiled: June 4, 2004Date of Patent: April 25, 2006Assignee: Agilent Technologies, Inc.Inventors: Ying-Lan Chang, Ashish Tandon, Michael H. Leary, Michael R. T. Tan