Patents Assigned to Altasens, Inc.
-
Patent number: 7755679Abstract: A method and apparatus for forming dummy pixels exhibiting electrical characteristics virtually identical to the clear pixels of the imaging array. Arrays of such dummy pixels are used to form regions that isolate the main imaging array and sub-arrays of optical black pixels while preventing edge effects. The dummy pixels are preferably clear but can also be covered with optical black. By setting quiescent operation in soft reset, the dummy pixels exhibit the diode ideality and RoA product that are typical of any of the pixels in the entire array.Type: GrantFiled: March 7, 2007Date of Patent: July 13, 2010Assignee: AltaSens, Inc.Inventors: Giuseppe Rossi, Lester Kozlowski
-
Publication number: 20100149390Abstract: Systems and methods are provided that facilitate staggering resets of rows of pixels in a CMOS imaging iSoC sensor. Reset signals and select signals can be provided to pixels in a pixel array in a coordinated manner when employing full frame integration or sub-frame integration. Further, reset signals and select signals can be transferred to a first row of pixels, while reset signals can be transferred to a second row of pixels during a unique readout time interval when utilizing sub-frame integration. Within the unique readout time interval, reset signals can be transferred to the first row of pixels during a first time period, while reset signals can be transferred to the second row of pixels during a second time period, where the first and second time periods are non-overlapping. Accordingly, cross-talk between rows of pixels during reset can be mitigated, which leads to enhanced uniformity.Type: ApplicationFiled: December 15, 2008Publication date: June 17, 2010Applicant: ALTASENS, INC.Inventors: Ying HUANG, Giuseppe ROSSI
-
Patent number: 7737479Abstract: An image sensor, in which, a planarized layer is formed on a semiconductor substrate including a pixel array region, an optical black region, and a logic region to cover a photo sensing unit array in the pixel array region, a patterned metal layer is formed on the planarized layer corresponding to the pixel array region and the logic region, but not the optical black region. An optical black layer is formed in the optical black region after a passivation layer is formed and before a color filter array is formed at a temperature less than about 400° C., and preferably contains metal material.Type: GrantFiled: June 27, 2008Date of Patent: June 15, 2010Assignees: United Microelectronics Corp., AltaSens Inc.Inventors: Tzeng-Fei Wen, Giuseppe Rossi, Ju-Hsin Yen, Chia-Huei Lin, Jhy-Jyi Sze, Chien-Yao Huang, Teng-Yuan Ko, Nien-Tsu Peng
-
Publication number: 20100085438Abstract: Systems and methods are provided that facilitate mitigating column gain mismatch in a CMOS imaging System-on-Chip (iSoC) sensor. Tunable voltages that mimic presence of photo-charge can be provided to test pixels in one or more rows of a pixel array. Moreover, column-specific digital gain corrections can be calibrated based upon input data received from the test pixels. During calibration, actual data can be compared to a target expected to be obtained via an analog readout architecture. The calibrated, column-specific digital gain corrections can be utilized to correct for column gain mismatch to yield output data. Further, correction values corresponding to the column-specific digital gain corrections can be retained in and retrieved from memory. The correction values, for example, can be a function of a scaling parameter that is tuned to match an available memory dynamic to a range of uncorrected gain mismatch.Type: ApplicationFiled: October 2, 2008Publication date: April 8, 2010Applicant: ALTASENS, INC.Inventor: John David Richardson
-
Publication number: 20090322912Abstract: Systems and methods are provided that facilitate mitigating pixel or column fixed pattern noise in a CMOS imaging System-on-Chip (iSoC) sensor. For instance, pixel or column fixed pattern noise can be recognized by gating a pixel array without firing a transfer signal (TX). Inhibiting the transfer signal can cause zero input to be provided to pixels in the pixel array; thus, the sampled output from the pixels under such conditions can be a function of noise. Calibration and correction can thereafter be effectuated. Moreover, uniform frame rates for outputted frames can be yielded irrespective of use of a subset of read out frames for calibration. For example, frames employed for calibration can be replaced in a sequence of outputted frames by copies of stored frames. Further, signal levels can be balanced to account for differences in light integration time, which can result from blocking and unblocking firing of transfer signals.Type: ApplicationFiled: June 27, 2008Publication date: December 31, 2009Applicant: AltaSens, Inc.Inventor: Laurent Blanquart
-
Publication number: 20090322911Abstract: Systems and methods are provided that facilitate mitigating pixel or column fixed pattern noise in a CMOS imaging System-on-Chip (iSoC) sensor. Pixel or column fixed pattern noise can be recognized by gating a pixel array without firing a transfer signal (TX). Inhibiting the transfer signal can cause zero input to be provided to pixels in the pixel array; thus, the sampled output from the pixels under such conditions can be a function of noise. Calibration and correction can thereafter be effectuated. Additionally or alternatively, pixel or column fixed pattern noise can be managed by controlling a frame rate; thus, the frame rate can be reduced under low light conditions to enable integrating incident light for longer periods of time as well as providing reference frames of pixels generated from zero input that can be utilized for calibration and correction of pixel or column fixed pattern noise associated with other frames.Type: ApplicationFiled: June 27, 2008Publication date: December 31, 2009Applicant: ALTASENS, INC.Inventor: Laurent Blanquart
-
Patent number: 7616243Abstract: A method and apparatus for an electronic image sensor having a base exposure, followed by a second or multiple exposures that are formed during signal readout. A timing controller controls the signal readout, such that as each line is read, the second and subsequent exposures are subsequently added to the base exposure to enrich the dynamic range. The image sensor may further include an analog-to-digital converter and noise suppression to further enhance the efficacy of the dynamic range enrichment. The system may also include additional signal processing and scaling functions.Type: GrantFiled: March 7, 2007Date of Patent: November 10, 2009Assignee: AltaSens, Inc.Inventor: Lester J. Kozlowski
-
Publication number: 20090236500Abstract: The claimed subject matter provides systems and/or methods that facilitate reducing dark current and lag in a CMOS imaging System-on-Chip (iSoC) sensor. For instance, a vertical output driver can output a signal upon a node connected to gates of reset transistors and/or gates of transfer transistors of pixels in the pixel array while operating in rolling shutter mode and/or global shutter mode. Further, a pre-charger can transition a voltage of the node to a first voltage level. Moreover, a booster can further adjust the voltage of the node from the first voltage level to a second voltage level. The booster can have variable drive capability that enables varying operation thereof according to at least one degree of freedom (e.g., speed of the booster proceeding to the second voltage level, frequency of yielding charge to the node, the second voltage level, or timing of the booster and the pre-charger, . . . ).Type: ApplicationFiled: March 24, 2008Publication date: September 24, 2009Applicant: AltaSens, Inc.Inventors: Joey Shah, Laurent Blanquart
-
Publication number: 20090185044Abstract: Multiple scanning modes are provided for an array of electromagnetic radiation sensors. In the preferred implementation both selectable subarrays and the overall array can be read out and reset in any desired order, including interrupting a full array scan for a subarray scan and then resuming the full array scan.Type: ApplicationFiled: March 30, 2009Publication date: July 23, 2009Applicant: Altasens, Inc.Inventor: Markus LOOSE
-
Publication number: 20090173974Abstract: The claimed subject matter provides systems and/or methods that facilitate mitigating an impact resulting from mismatch between signal chains in a CMOS imaging System-on-Chip (iSoC) sensor. Two-by-two pixel structures can be a basic building block upon which a pixel array is constructed. Further, each two-by-two pixel structure can be associated with a read bus that carries a sampled signal to a top end and a bottom end of a chip. Moreover, multiplexers at either end of the chip can select a subset of the read buses from which to receive a subset of the sampled signals. Accordingly, pixels in a first color plane can be read, processed, etc. on the same side of the chip (e.g., utilizing a common signal chain), while pixels in at least one second color plane can be read, processed, etc. on the other side of the chip (e.g., employing a differing signal chain).Type: ApplicationFiled: January 4, 2008Publication date: July 9, 2009Applicant: ALTASENS, INC.Inventors: Joey Shah, Laurent Blanquart
-
Patent number: 7547573Abstract: An image sensor and a method of manufacturing the same, in which, a planarized layer is formed on a semiconductor substrate including a pixel array region, an optical black region, and a logic region to cover a photo sensing unit array in the pixel array region, a patterned metal layer is formed on the planarized layer corresponding to the pixel array region and the logic region, but not the optical black region. An optical black layer is formed in the optical black region after a passivation layer is formed and before a color filter array is formed at a temperature less than about 400° C., and preferably contains metal material.Type: GrantFiled: August 1, 2006Date of Patent: June 16, 2009Assignees: United Microelectronics Corp., AltaSens Inc.Inventors: Tzeng-Fei Wen, Giuseppe Rossi, Ju-Hsin Yen, Chia-Huei Lin, Jhy-Jyi Sze, Chien-Yao Huang, Teng-Yuan Ko, Nien-Tsu Peng
-
Publication number: 20090141156Abstract: The claimed subject matter provides systems and/or methods that facilitate generating and/or maintaining low noise reference voltages for CMOS imaging System-on-Chip (iSoC) sensors. A primary reference voltage can be generated utilizing a low noise bandgap. Further, the primary reference voltage can be filtered via a low pass filter. The filtered, primary reference voltage can thereafter be distributed to a plurality of isolated domains. Each of the isolated domains can generate an independent set of reference voltages based upon the filtered, primary reference voltage. Moreover, subsets of these reference voltages can be employed by programmable digital to analog converters (DACs). Each of the reference voltages can be isolated from switching noise and/or clock glitches generated within each domain. Further, each DAC output can be buffered to have adequately low impedance with appropriate drive capability and requisite signal swing.Type: ApplicationFiled: December 3, 2007Publication date: June 4, 2009Applicant: ALTASENS, INC.Inventors: Giuseppe Rossi, Laurent Blanquart, Ying Huang
-
Patent number: 7525586Abstract: Multiple scanning modes are provided for an array of electromagnetic radiation sensors. In the preferred implementation both selectable subarrays and the overall array can be read out and reset in any desired order, including interrupting a full array scan for a subarray scan and then resuming the full array scan.Type: GrantFiled: May 12, 2003Date of Patent: April 28, 2009Assignee: Altasens, Inc.Inventor: Markus Loose
-
Publication number: 20090015301Abstract: The claimed subject matter provides systems and/or methods that facilitate controlling timing dependencies in a mixed signal circuit. Timing performance associated with a horizontal scanner and an analog to digital converter (ADC) can be monitored. Moreover, data related to the monitored timing performance can be leveraged to modify timing parameter(s) of clocks that coordinate operations of the horizontal scanner and the ADC (e.g., and/or digital component(s) included in the mixed signal circuit). For example, the clocks associated with the horizontal scanner and the ADC can be independently tuned to optimize mixed signal circuit performance.Type: ApplicationFiled: July 11, 2007Publication date: January 15, 2009Applicant: ALTASENS, INC.Inventors: Roberto Marchesini, Laurent Blanquart, Qianjiang Mao, John D. Wallner
-
Publication number: 20080316342Abstract: The claimed subject matter provides systems and/or methods that facilitate combining analog and digital gain for utilization with CMOS sensor imagers. The analog gain can provide coarse gain steps and the digital gain can provide finer gain steps between adjacent coarse analog gain values. Further, since analog gain can suffer from low precision, dispersion, etc., on-chip calibration can be implemented to calibrate the analog and digital gain. For example, a digital amplifier can be calibrated to compensate for differences between actual and nominal analog gains associated with one or more analog amplifiers.Type: ApplicationFiled: June 20, 2007Publication date: December 25, 2008Applicant: ALTASENS, INC.Inventor: Giuseppe Rossi
-
Patent number: 7443435Abstract: A column amplifier architecture having automatic gain selection for CMOS image sensors, which reduces the effect of analog noise, while maintaining a system's dynamic range. A comparator compares an amplified column buffer output signal to a reference voltage. The output of the comparator controls the gain of the amplifier based on the result of the comparison. Initially, a high column buffer gain is selected. For small signals, the output of the column buffer stays below the reference voltage and the output signal stays within the system's dynamic range. For larger signals, the column buffer output will exceed the reference voltage (and also the system's dynamic range) and therefore the comparator output switches states, which selects the low-gain setting. Multiple gain levels may be implemented, if desired.Type: GrantFiled: July 7, 2004Date of Patent: October 28, 2008Assignee: AltaSens, Inc.Inventor: Markus Loose
-
Patent number: 7417675Abstract: An image sensing system includes an image sensor and a black clamping circuit which reside on the same substrate. Particular embodiments use common components for both imaging and black clamping, and digital control of an analog black clamp function.Type: GrantFiled: May 12, 2003Date of Patent: August 26, 2008Assignee: Altasens, Inc.Inventor: Markus Loose