Patents Assigned to BiTMicro Networks, Inc.
-
Patent number: 8560804Abstract: A solution for reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device is disclosed.Type: GrantFiled: September 14, 2010Date of Patent: October 15, 2013Assignee: BiTMICRO Networks, Inc.Inventors: Rolando H. Bruce, Reyjan C. Lanuza, Jose Miguel N. Lukban, Mark Ian A. Arcedera, Ryan C. Chong
-
Publication number: 20130246694Abstract: The present invention relates to a multilevel memory bus system for transferring information between at least one DMA controller and at least one solid-state semiconductor memory device, such as NAND flash memory devices or the like. This multilevel memory bus system includes at least one DMA controller coupled to an intermediate bus; a flash memory bus; and a flash buffer circuit between the intermediate bus and the flash memory bus. This multilevel memory bus system may be disposed to support: an n-bit wide bus width, such as nibble-wide or byte-wide bus widths; a selectable data sampling rate, such as a single or double sampling rate, on the intermediate bus; a configurable bus data rate, such as a single, double, quad, or octal data sampling rate; CRC protection; an exclusive busy mechanism; dedicated busy lines; or any combination of these.Type: ApplicationFiled: May 8, 2013Publication date: September 19, 2013Applicant: BITMICRO NETWORKS, INC.Inventors: Ricardo H. Bruce, Elsbeth Lauren Tagayo Villapana, Joel Alonzo Baylon
-
Patent number: 8447908Abstract: The present invention relates to a multilevel memory bus system for transferring information between at least one DMA controller and at least one solid-state semiconductor memory device, such as NAND flash memory devices or the like. This multilevel memory bus system includes at least one DMA controller coupled to an intermediate bus; a flash memory bus; and a flash buffer circuit between the intermediate bus and the flash memory bus. This multilevel memory bus system may be disposed to support: an n-bit wide bus width, such as nibble-wide or byte-wide bus widths; a selectable data sampling rate, such as a single or double sampling rate, on the intermediate bus; a configurable bus data rate, such as a single, double, quad, or octal data sampling rate; CRC protection; an exclusive busy mechanism; dedicated busy lines; or any combination of these.Type: GrantFiled: September 7, 2010Date of Patent: May 21, 2013Assignee: BiTMICRO Networks, Inc.Inventors: Ricardo H. Bruce, Elsbeth Lauren T. Villapana, Joel A. Baylon
-
Patent number: 8165301Abstract: A protocol for providing secured IO device and storage controller handshake protocol; IO device controlled cipher settings, and secured data storage and access in memory. An IO device requesting data transfer with encryption and/or decryption, requests session keys from the processor. The processor generates a fresh public-private key pair for the session. The public key is sent to the requesting IO device; the private key is momentarily saved by the processor for the session. The requesting IO device generates a secret key and its desired cipher setting; furthermore, encrypts the secret key and cipher setting using the public key, and sends secret key and cipher setting to the processor. The processor uses the private key to decrypt the secret key and cipher setting. The cipher setting is used for configuring the data processing core. The secret key is used for encryption and/or decryption of the data being transferred. All keys are not permanently saved.Type: GrantFiled: April 4, 2006Date of Patent: April 24, 2012Assignee: BiTMICRO Networks, Inc.Inventors: Rey Bruce, Marizonne Operio Fuentes, Raquel Bautista David
-
Patent number: 8093103Abstract: Stacking techniques are illustrated in example embodiments of the present invention wherein semiconductor dies are mounted in a module to become a MCM which serves as the basic building block. A combination of these modules and dies in a substrate creates a package with specific function or a range of memory capacity. Several example system configurations are provided using BGA and PGA to illustrate the stacking technique. Several pin assignment and signal routing techniques are illustrated wherein internal and external signals are routed from main board to various stacked modules. Expansion can be done both on the vertical and horizontal orientations.Type: GrantFiled: October 18, 2010Date of Patent: January 10, 2012Assignee: BiTMICRO Networks, Inc.Inventors: Rey H. Bruce, Ricardo H. Bruce, Patrick Digamon Bugayong, Joel Alonzo Baylon
-
Patent number: 8032700Abstract: A hybrid storage system comprising mechanical disk drive means, flash memory means, SDRAM memory means, and SRAM memory means is described. IO processor means and DMA controller means are devised to eliminate host intervention. Multi-tiered caching system and novel data structure for mapping logical address to physical address results in a configurable and scalable high performance computer data storage solution.Type: GrantFiled: October 8, 2009Date of Patent: October 4, 2011Assignee: BiTMICRO Networks, Inc.Inventors: Rey H. Bruce, Noeme P. Mateo, Ricky S. Nite
-
Patent number: 8010740Abstract: To optimize memory operations, a mapping table may be used that includes: logical fields representing a plurality of LBA sets, including first and second logical fields for representing respectively first and second LBA sets, the first and second LBA sets each representing a consecutive LBA set; PBA fields representing PBAs, including a first PBA disposed for representing a first access parameter set and a second PBA disposed for representing a second access parameter set, each PBA associated with a physical memory location in a memory store, and these logical fields and PBA fields disposed to associate the first and second LBA sets with the first and second PBAs; and, upon receiving an I/O transaction request associated with the first and second LBA sets, the mapping table causes optimized memory operations to be performed on memory locations respectively associated with the first and second PBAs.Type: GrantFiled: November 25, 2008Date of Patent: August 30, 2011Assignee: BiTMICRO Networks, Inc.Inventors: Mark I. Arcedera, Ritchie Babaylan, Reyjan Lanuza
-
Publication number: 20110161568Abstract: The present invention relates to a multilevel memory bus system for transferring information between at least one DMA controller and at least one solid-state semiconductor memory device, such as NAND flash memory devices or the like. This multilevel memory bus system includes at least one DMA controller coupled to an intermediate bus; a flash memory bus; and a flash buffer circuit between the intermediate bus and the flash memory bus. This multilevel memory bus system may be disposed to support: an n-bit wide bus width, such as nibble-wide or byte-wide bus widths; a selectable data sampling rate, such as a single or double sampling rate, on the intermediate bus; a configurable bus data rate, such as a single, double, quad, or octal data sampling rate; CRC protection; an exclusive busy mechanism; dedicated busy lines; or any combination of these.Type: ApplicationFiled: September 7, 2010Publication date: June 30, 2011Applicant: BiTMICRO Networks, Inc.Inventors: Ricardo H. Bruce, Elsbeth Lauren Tagayo Villapana, Joel Alonzo Baylon
-
Publication number: 20110113186Abstract: A solution for reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device is disclosed.Type: ApplicationFiled: September 14, 2010Publication date: May 12, 2011Applicant: BiTMICRO Networks, Inc.Inventors: Rolando H. Bruce, Rayjan C. Lanuza, Jose Miguel N. Lukban, Mark Ian A. Arcedera, Ryan C. Chong
-
Patent number: 7826243Abstract: Stacking techniques are illustrated in example embodiments of the present invention wherein semiconductor dies are mounted in a module to become a MCM which serves as the basic building block. A combination of these modules and dies in a substrate creates a package with specific function or a range of memory capacity. Several example system configurations are provided using BGA and PGA to illustrate the stacking technique. Several pin assignment and signal routing techniques are illustrated wherein internal and external signals are routed from main board to various stacked modules. Expansion can be done both on the vertical and horizontal orientations.Type: GrantFiled: December 29, 2005Date of Patent: November 2, 2010Assignee: BiTMICRO Networks, Inc.Inventors: Rey Bruce, Ricardo Bruce, Patrick Digamon Bugayong, Joel Alonzo Baylon
-
Patent number: 7729370Abstract: This invention relates to data networks, and more particularly, to platforms, modules and systems for networking at least one device having Fibre Channel node functionality with another device. Networking of Fibre Channel-enabled devices is provided by an apparatus that includes a circuit board having a first set of signal paths; a first transceiver having a first optical I/O port, a first transceiver output and a first transceiver input; a first I/O connection for coupling to a first Fibre Channel port and for receiving signals transmitted by the first transceiver output via a subset of the first set of signal paths; and a second I/O connection for coupling to a second Fibre Channel port and for receiving signals from the first Fibre Channel Port.Type: GrantFiled: July 28, 2006Date of Patent: June 1, 2010Assignee: BiTMICRO Networks, Inc.Inventors: Jairone A. Orcine, Ricardo H. Bruce
-
Patent number: 7716389Abstract: Due to the integration of multiple I/O device controllers in a storage controller and the need to provide secure and fast data transfers between the I/O devices and the storage controller, an architecture that can perform multiple encrypt/decrypt operations simultaneously is therefore needed to service multiple transfer requests without a negative impact on the speed of transfer and processing. The present invention relates to enhancing Direct Memory Access (DMA) operations between multiple IO devices and a storage controller by adding a Data Processing Core. Exemplary implementations are provided to illustrate the background mechanism used by a DMA controller that minimizes central-processing-unit (CPU) intervention and the multi-channel architecture which allows multiple IO requests to be serviced simultaneously.Type: GrantFiled: March 17, 2006Date of Patent: May 11, 2010Assignee: BiTMICRO Networks, Inc.Inventors: Rey Bruce, Raquel Bautista David, Shielou Vicencio Estrada
-
Publication number: 20100095053Abstract: A hybrid storage system comprising mechanical disk drive means, flash memory means, SDRAM memory means, and SRAM memory means is described. IO processor means and DMA controller means are devised to eliminate host intervention. Multi-tiered caching system and novel data structure for mapping logical address to physical address results in a configurable and scalable high performance computer data storage solution.Type: ApplicationFiled: October 8, 2009Publication date: April 15, 2010Applicant: BITMICRO NETWORKS, INC.Inventors: Rey H. BRUCE, Noeme P. Mateo, Ricky S. Nite
-
Patent number: 7620748Abstract: In conventional storage device system, data transfer from memory to IO bus has to go through an intermediate volatile memory (cache). Data transfer therefore is completed in two steps—data is transferred from memory to cache and then from cache to the IO bus. Memory-to-cache transfer is handled by one DMA engine and another DMA engine for cache-to-IO transfer. To start the transfer, processor prepares the DMA transfer from memory to cache. Upon completion of the memory-to-cache transfer, the processor is interrupted to prepare the transfer from cache to IO. In between transfers, the processor has to intervene to setup the next transfer utilizing the precious processor cycles. The present invention improves on the above process using two novel schemes; 1) The use of dependency table to facilitate the transfer from memory-to-IO with less intervention from the processor and 2) the use of Bus Snooping scheme to bypass the transfer to cache making the transfer directly from memory to IO bus.Type: GrantFiled: April 6, 2006Date of Patent: November 17, 2009Assignee: Bitmicro Networks, Inc.Inventors: Ricardo Bruce, Rey Bruce, Federico Zalzos Sambilay, Jr., Bernard Sherwin Leung Chiw
-
Patent number: 7613876Abstract: A hybrid storage system comprising mechanical disk drive means, flash memory means, SDRAM memory means, and SRAM memory means is described. IO processor means and DMA controller means are devised to eliminate host intervention. Multi-tiered caching system and novel data structure for mapping logical address to physical address results in a configurable and scalable high performance computer data storage solution.Type: GrantFiled: June 8, 2006Date of Patent: November 3, 2009Assignee: BITMICRO Networks, Inc.Inventors: Rey H. Bruce, Noeme Paz Mateo, Ricky Sevilla Nite
-
Publication number: 20090077306Abstract: To optimize memory operations, a mapping table may be used that includes: logical fields representing a plurality of LBA sets, including first and second logical fields for representing respectively first and second LBA sets, the first and second LBA sets each representing a consecutive LBA set; PBA fields representing PBAs, including a first PBA disposed for representing a first access parameter set and a second PBA disposed for representing a second access parameter set, each PBA associated with a physical memory location in a memory store, and these logical fields and PBA fields disposed to associate the first and second LBA sets with the first and second PBAs; and, upon receiving an I/O transaction request associated with the first and second LBA sets, the mapping table causes optimized memory operations to be performed on memory locations respectively associated with the first and second PBAs.Type: ApplicationFiled: November 25, 2008Publication date: March 19, 2009Applicant: BITMICRO NETWORKS, INC.Inventors: Mark Ian ARCEDERA, Ritchie BABAYLAN, Reyjan LANUZA
-
Patent number: 7506098Abstract: A data storage system is provided comprising several flash arrays in a board and stacking these boards to attain a high-capacity solid state hard drive. A remap table is used to map all logical addresses from a host system to the actual physical addresses where data are stored. The assignments of these physical locations are done in such a way that the load of the system is evenly distributed to its available resources. This would ensure that the storage system will run at its utmost efficiency utilizing its resources properly. To achieve this, the system would make sure that the physical location of data be evenly distributed according to the current load of the system.Type: GrantFiled: June 8, 2006Date of Patent: March 17, 2009Assignee: BiTMICRO Networks, Inc.Inventors: Mark Arcedera, Reyjan C. Lanuza, Ritchie Babaylan
-
Publication number: 20070288686Abstract: A data storage system is provided comprising several flash arrays in a board and stacking these boards to attain a high-capacity solid state hard drive. A remap table is used to map all logical addresses from a host system to the actual physical addresses where data are stored. The assignments of these physical locations are done in such a way that the load of the system is evenly distributed to its available resources. This would ensure that the storage system will run at its utmost efficiency utilizing its resources properly. To achieve this, the system would make sure that the physical location of data be evenly distributed according to the current load of the system.Type: ApplicationFiled: June 8, 2006Publication date: December 13, 2007Applicant: BiTMICRO Networks, Inc.Inventors: Mark Arcedera, Reyjan Lanuza, Ritchie Babaylan
-
Publication number: 20070288692Abstract: A hybrid storage system comprising mechanical disk drive means, flash memory means, SDRAM memory means, and SRAM memory means is described. IO processor means and DMA controller means are devised to eliminate host intervention. Multi-tiered caching system and novel data structure for mapping logical address to physical address results in a configurable and scalable high performance computer data storage solution.Type: ApplicationFiled: June 8, 2006Publication date: December 13, 2007Applicant: BiTMICRO Networks, Inc.Inventors: Rey Bruce, Noeme Mateo, Ricky Nite
-
Patent number: 6970890Abstract: A method for recovering data in a storage device is provided in which information related to a first data structure is defined with a plurality of copies of a second data structure and the information related to the first data structure is rebuilt using the plurality of copies of the second data structure upon corruption thereof.Type: GrantFiled: March 27, 2001Date of Patent: November 29, 2005Assignee: BiTMicro Networks, Inc.Inventors: Ricardo H. Bruce, Rolando H. Bruce