Patents Assigned to CSMC TECHNOLOGIES FAB1 CO., LTD.
-
Patent number: 10816903Abstract: A photolithography system based on a high step slope may include a depositing unit configured to manufacture a sacrificial layer having high step slope on a substrate. The system may also include a coating unit configured to coat a photoresist layer on the sacrificial layer by performing a spin-on PR coating process to form a photolithographic layer. The system may further include a photolithography unit configured to perform one or more photolithography processes to the photolithographic layer. The photolithography unit may comprise a plurality of masks of compensation patterns. The compensation pattern may comprise a slope-top compensation pattern and a slope compensation pattern.Type: GrantFiled: February 27, 2018Date of Patent: October 27, 2020Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Jiale Su
-
Patent number: 10301175Abstract: A method for manufacturing a MEMS double-layer suspension microstructure comprises steps of: forming a first film body on a substrate, and a cantilever beam connected to the substrate and the first film body; forming a sacrificial layer on the first film body and the cantilever beam; patterning the sacrificial layer located on the first film body to manufacture a recessed portion used for forming a support structure, the bottom of the recessed portion being exposed of the first film body; depositing a dielectric layer on the sacrificial layer; patterning the dielectric layer to manufacture a second film body and the support structure, the support structure being connected to the first film body and the second film body; and removing the sacrificial layer to obtain the MEMS double-layer suspension microstructure.Type: GrantFiled: August 20, 2015Date of Patent: May 28, 2019Assignee: CSMC TECHNOLOGIES FAB1 CO., LTDInventor: Errong Jing
-
Patent number: 10276430Abstract: Provided is an intermetallic dielectric layer structure of a silicon-on-insulator device, comprising a silicon-rich oxide layer (54) covering a metal interconnect, a fluorine-silicon glass layer on the silicon-rich oxide layer, and a non-doped silicate glass layer on the fluorine-silicon glass layer; the thickness of the silicon-rich oxide layer (54) is 700 angstroms ±10%; the silicon-rich oxide layer having a greater thickness captures movable ions on an unsaturated bond, such that it is difficult for the movable ions to pass through the silicon-rich oxide layer, thus blocking the movable ions. The present invention has good performance in an integrity evaluation of the gate oxide layer, and avoids damage to the device caused by the aggregation of movable ions at an interface. Also provided are a silicon-on-insulator device and a method of manufacturing the intermetallic dielectric layer of the silicon-on-insulator device.Type: GrantFiled: April 29, 2015Date of Patent: April 30, 2019Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Zhiyong Wang, Dejin Wang, Jingjing Ma
-
Patent number: 10101225Abstract: Provided is a pressure sensor that includes a detection film that is arranged on a silicon substrate, detects a pressure applied to a surface thereof, and generates a protrusion deformation in response to the pressure. The pressure sensor also includes an optical transmitter and an optical detector that are arranged on the silicon substrate on opposite sides of the detection film and are located at a plane parallel to a plane comprising the detection film. The pressure sensor also includes a pressure calculation module that is connected to the optical detector and is used for acquiring light intensity data and calculating a pressure value according to the light intensity data. Also provided is a method of manufacturing the pressure sensor.Type: GrantFiled: May 6, 2015Date of Patent: October 16, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Dongbiao Qian
-
Patent number: 10096699Abstract: A field-stop reverse conducting insulated gate bipolar transistor and a manufacturing method therefor. The transistor comprises a terminal structure (200) and an active region (100). An underlayment of the field-stop reverse conducting insulated gate bipolar transistor is an N-type underlayment, the back surface of the underlayment is provided with an N-type electric field stop layer (1), one surface of the electric field stop layer departing from the underlayment is provided with a back-surface P-type structure (10), and the surface of the back-surface P-type structure is provided with a back-surface metal layer (12). A plurality of notches (11) which penetrate through the back-surface P-type structure (10) from the back-surface metal layer (12) to the electric field stop layer (1) are formed in the active region (100), and metals of the back-surface metal layer (12) are filled into the notches (11) to form a metal structure which extends into the electric field stop layer (1).Type: GrantFiled: June 5, 2014Date of Patent: October 9, 2018Assignee: CSMC Technologies Fab1 Co., Ltd.Inventors: Shuo Zhang, Qiang Rui, Genyi Wang, Xiaoshe Deng
-
Patent number: 10084073Abstract: Provided is a lateral insulated-gate bipolar transistor (LIGBT), comprising a substrate (10), an anode terminal and a cathode terminal on the substrate (10), and a drift region (30) and a gate (61) located between the anode terminal and the cathode terminal. The anode terminal comprises a P-type buried layer (52) on the substrate (10), an N-type buffer region (54) on the P-type buried layer (52), and a P+ collector region (56) on the surface of the N-type buffer region (54). The LIGBT further comprises a trench gate adjacent to the anode terminal, wherein the trench gate penetrates from the surfaces of the N-type buffer region (54) and the P+ collector region (56) to the P-type buried layer (52), and the trench gate comprises an oxidation layer (51) on the inner surface of a trench and polysilicon (53) filled into the oxidation layer.Type: GrantFiled: September 28, 2015Date of Patent: September 25, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Shukun Qi
-
Patent number: 10084036Abstract: An insulated gate bipolar transistor (100) is provided. A substrate (10) of the insulated gate bipolar transistor (100) is of an N type. A P-type region (16) is disposed on a back of the N-type substrate. A back metal structure (18) is disposed on a back of the P-type region (16). A terminal protection ring is disposed in a terminal structure. A polysilicon gate (31) is disposed on a front surface of the substrate (10) in an active region. Sidewalls (72) are disposed at two sides of the polysilicon gate (31) on the substrate (10). An interlayer medium (81) covered with the polysilicon gate (31) and the sidewalls (72) is disposed on the substrate (10). The interlayer medium (81) is covered with a metal lead wire layer (91). An N-type carrier enhancement region (41) is disposed in the substrate (10) in the active region. A P-type body region (51) is disposed in the carrier enhancement region (41). An N-type heavily doped region (61) is disposed in the P-type body region (51).Type: GrantFiled: December 13, 2017Date of Patent: September 25, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Shengrong Zhong, Dongfei Zhou, Xiaoshe Deng, Genyi Wang
-
Patent number: 10077188Abstract: A method of manufacturing a MEMS chip includes: providing a silicon substrate layer, the silicon substrate layer comprising a front surface configured to perform a MEMS process and a rear surface opposite to the front surface; growing a first oxidation layer mainly made of SiO2 on the rear surface of the silicon substrate layer by performing a thermal oxidation process; and depositing a first thin film layer mainly made of silicon nitride on the first oxidation layer by performing a low pressure chemical vapor deposition process.Type: GrantFiled: January 13, 2017Date of Patent: September 18, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Dan Dai, Xinwei Zhang, Guoping Zhou, Changfeng Xia
-
Patent number: 10062746Abstract: A semiconductor rectifying device includes a substrate of a first conductivity type, an epitaxial layer of the first conductivity type, a filling structure, an upper electrode, a guard ring, and a guard layer. The epitaxial layer defines a plurality of trenches thereon. The filling structure includes an insulating material formed on the inner surface of the trench and a conductive material filled in the trench. A doped region of a second conductivity type is formed in the surface of the epitaxial layer between the filling structures. A method of manufacturing a semiconductor rectifying device includes forming an epitaxial layer of a first conductivity type on a substrate of the first conductivity type, defining a plurality of trenches on the epitaxial layer, forming a plurality of filling structures in the plurality of trenches, and forming a doped region in the epitaxial layer between the filling structures.Type: GrantFiled: September 10, 2015Date of Patent: August 28, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Shengrong Zhong, Xiaoshe Deng, Dongfei Zhou
-
Patent number: 10056867Abstract: A sensor control circuit comprises a sensor (201), a filtering circuit (202), a buffering circuit (203), and an amplifying circuit (204). An output end of the sensor (201) is connected to an input end of the filtering circuit (202), an output end of the filtering circuit (202) is connected to an input end of the buffering circuit (203), and an output end of the buffering circuit (203) is connected to an input end of the amplifying circuit (204). Because the buffering circuit (203) is disposed between the filtering circuit (202) and the amplifying circuit (204), the sensor circuit has an advantage of full sampling. Further provided is an electronic apparatus using the sensor control circuit.Type: GrantFiled: December 1, 2014Date of Patent: August 21, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Xueyan Wang, Weiyan Zhang
-
Patent number: 10019027Abstract: A direct digital frequency synthesis method comprises the following steps: calculating, by a phase accumulation module, a first phase according to a frequency synthesis word (S101); finding an amplitude value by a preset sinusoidal lookup table according to the first phase (S102); finding a second phase by a preset phase lookup table according to the amplitude value (S103); if the second phase is less than the first phase, adjusting and outputting the amplitude value (S105); or else, outputting the original amplitude value (S106); and performing, by a digital-to-analog converter, a digital-to-analog conversion according to the output amplitude value to obtain a sinusoidal wave (S107); wherein, for a N-bit phase accumulation module and a D-bit digital-to-analog converter, the preset phase lookup table has 2D?1-1 phase boundary value records corresponding to 0˜2D?1-2 amplitudes, each phase boundary value is stored in N-2 bits. A direct digital frequency synthesizer applying the above method is also disclosed.Type: GrantFiled: June 30, 2015Date of Patent: July 10, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Huagang Wu
-
Publication number: 20180188652Abstract: A photolithography system based on a high step slope may include a depositing unit configured to manufacture a sacrificial layer having high step slope on a substrate. The system may also include a coating unit configured to coat a photoresist layer on the sacrificial layer by performing a spin-on PR coating process to form a photolithographic layer. The system may further include a photolithography unit configured to perform one or more photolithography processes to the photolithographic layer. The photolithography unit may comprise a plurality of masks of compensation patterns. The compensation pattern may comprise a slope-top compensation pattern and a slope compensation pattern.Type: ApplicationFiled: February 27, 2018Publication date: July 5, 2018Applicant: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Jiale SU
-
Patent number: 10003890Abstract: A MEMS microphone includes a substrate (100), a supporting part (200), an upper polar plate (300) and a lower polar plate (400). The substrate (100) is provided with an opening (120) penetrating the middle thereof; the lower polar plate (400) straddles the opening (120); the supporting part (200) is fixed on the lower polar plate (400); the upper polar plate (300) is affixed to the supporting part (200); an accommodating cavity (500) is formed among the supporting part (200), the upper polar plate (300) and the lower polar plate (400); a recess (600) opposite to the accommodating cavity (500) is arranged in an intermediate region of at least one of the upper polar plate (300) and the lower polar plate (400), and insulation is achieved between the upper polar plate (300) and a lower polar plate (400).Type: GrantFiled: June 25, 2015Date of Patent: June 19, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Yonggang Hu
-
Patent number: 9960047Abstract: A test pattern for testing a trench POLY over-etched step is provided. The test pattern is a trench (14) formed on a substrate (1); the trench (14) comprises a bottom surface and two side surfaces extending from the bottom surface; the trench (14) is formed on the substrate (1) with a preset angle of non-90° formed between the longitudinal direction (L) thereof and the longitudinal direction (X) of a wafer scribing trench. The test pattern can extend the scanning length of a step scanning equipment without changing the width of the trench.Type: GrantFiled: June 7, 2012Date of Patent: May 1, 2018Assignees: CSMC Technologies Fab1 Co., Ltd., CSMC Technologies Fab2 Co., Ltd.Inventor: Zheng Bian
-
Patent number: 9954431Abstract: A starting circuit (10) of a power management chip, comprising: a starting capacitor (C3) which is used for connecting a power supply via an external resistor (R2) to perform charging; a switch circuit (100) which is connected between the external resistor (R2) and the starting capacitor (C3); a voltage detection circuit (200) which is used for detecting a voltage on the starting capacitor (C3) and is connected to the switch circuit (100) so as to control the on/off switching of the switch circuit (100); and a voltage maintaining circuit (300) which is connected between the starting capacitor (C3) and an operating circuit of the power management chip and is used for acquiring a voltage that maintains the starting capacitor (C3) from the operating circuit of the power management chip, wherein when the voltage detection circuit (200) detects that the starting capacitor (C3) reaches the starting voltage of the power management chip, the broken circuit of the switch circuit (100) is controlled.Type: GrantFiled: May 30, 2014Date of Patent: April 24, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventor: Nan Zhang
-
Patent number: 9954074Abstract: An insulated gate bipolar transistor and a manufacturing method therefor. The insulated gate bipolar transistor comprises a semiconductor substrate (1) of a first conductive type, which is provided with a first major surface (1S1) and a second major surface (1S2), wherein the semiconductor substrate (1) comprises a primitive cell area (2) and a terminal protection area (4) which is located outside the primitive cell area; a first semiconductor layer (5) of a first conductive type which is formed at the side of the first major surface of the semiconductor substrate (1), wherein the doping concentration of the first semiconductor layer (5) is higher than the doping concentration of the semiconductor substrate (1); and an insulated gate transistor unit which is formed at the side of the first major surface of the first semiconductor layer (5) in the primitive cell area, wherein the insulated gate transistor unit is conducted, a channel of a first conductive type is formed.Type: GrantFiled: July 22, 2014Date of Patent: April 24, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Shengrong Zhong, Xiaoshe Deng, Genyi Wang, Dongfei Zhou
-
Patent number: 9953970Abstract: The present disclosure relates to a semiconductor device with an ESD protection structure. The semiconductor device includes a high-voltage power device 101, the ESD protection structure is a NMOS transistor 102, a drain of the NMOS transistor is shared by a source of the power device as a common-drain-source structure 107, substrate leading-out regions of the power device 101 and the NMOS transistor are coupled to the source 106 of the NMOS transistor as a ground leading-out. In the present disclosure, the drain of the NMOS transistor is shared by the source of the power device, so the increased area of the device with the ESD protection structure incorporated is small. In addition, the holding voltage at the source of the high-voltage power device is relatively low, which helps to protect the gate oxide and improve the source reliability.Type: GrantFiled: May 4, 2015Date of Patent: April 24, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Guangsheng Zhang, Sen Zhang
-
Patent number: 9947785Abstract: The present invention relates to a junction field effect transistor. The junction field effect transistor comprises a substrate (10), a buried layer in the substrate, a first well region (32) and a second well region (34) that are on the buried layer, a source lead-out region (50), a drain lead-out region (60), and a first gate lead-out region (42) that are in the first well region (32), and a second gate lead-out region (44) in the second well region (34). A Schottky junction interface (70) is disposed on the surface of the first well region (32). The Schottky junction interface (70) is located between the first gate lead-out region (42) and the drain lead-out region (60), and is isolated from the first gate lead-out region (42) and the drain lead-out region (60) by means of isolation structures. The present invention also relates to a manufacturing method for a junction field effect transistor.Type: GrantFiled: June 30, 2015Date of Patent: April 17, 2018Assignee: CSMC TECHNOLOGIES FAB1 CO., LTD.Inventors: Guangtao Han, Guipeng Sun
-
Patent number: 9903884Abstract: A parallel plate capacitor includes a first polar plate (10), and a second polar plate disposed opposite to the first polar plate (10). The parallel plate capacitor further includes at least a pair of sensitive units disposed on a substrate forming the first polar plate (10); the sensitive units includes sensitive elements (21a, 21b, 22a, 22b) and element connecting arms (23a, 23b, 24a, 24b) connecting the sensitive elements (21a, 21b, 22a, 22b) to the first polar plate (10). The parallel plate capacitor further includes anchoring bases (30, 31, 32, 33) disposed on a substrate where the second polar plate is located; the anchoring bases (30, 31, 32, 33) are connected to the element connecting arms (23a, 23b, 24a, 24b) via cantilever beams (30a, 30b, 31a, 31b, 32a, 32b, 33a, 33b); each element connecting arm (23a, 23b, 24a, 24b) is connected to at least two anchoring bases (30, 31, 32, 33), which are symmetric with respect to the element connecting arm.Type: GrantFiled: August 30, 2013Date of Patent: February 27, 2018Assignee: CSMC Technologies FAB1 Co. Ltd.Inventors: Meihan Guo, Xinwei Zhang, Changfeng Xia, Wei Su
-
Patent number: 9905680Abstract: A lateral insulated gate bipolar transistor comprises a substrate (10); an anode terminal located on the substrate, comprising: an N-type buffer region (51) located on the substrate (10); a P well (53) located in the N-type buffer region; an N-region (55) located in the P well (53); two P+ shallow junctions (57) located on a surface of the P well (53); and an N+ shallow junction (59) located between the two P+ shallow junctions (57); a cathode terminal located on the substrate; a draft region (30) between the anode terminal and cathode terminal; and a gate (62) between the anode terminal and cathode terminal.Type: GrantFiled: September 10, 2015Date of Patent: February 27, 2018Assignee: CSMC Technologies Fab1 Co., Ltd.Inventor: Shukun Qi