Patents Assigned to DECA TECHNOLOGIES INC.
-
Patent number: 9613912Abstract: A method of making a semiconductor device can include providing a wafer comprising a plurality of semiconductor die, wherein each semiconductor die comprises an active surface and a backside opposite the active surface. A photosensitive layer can be formed over the wafer and on a backside of each of the plurality of semiconductor die within the wafer with a coating machine. An identifying mark can be formed within the photosensitive layer for each of the plurality of semiconductor die with a digital exposure machine and a developer, wherein a thickness of the identifying mark is less than or equal to 50 percent of a thickness of the photosensitive layer. The photosensitive layer can be cured. The wafer can be singulated into a plurality of semiconductor devices.Type: GrantFiled: December 16, 2015Date of Patent: April 4, 2017Assignee: DECA Technologies Inc.Inventor: Christopher M. Scanlan
-
Patent number: 9613830Abstract: A method of making a semiconductor device can include providing a temporary carrier with a semiconductor die mounting site, and forming conductive interconnects over the temporary carrier in a periphery of the semiconductor die mounting site. A semiconductor die can be mounted at the semiconductor die mounting site. The conductive interconnects and semiconductor die can be encapsulated with mold compound. First ends of the conductive interconnects can be exposed. The temporary carrier can be removed to expose second ends of the conductive interconnects opposite the first ends of the conductive interconnects. The conductive interconnects can be etched to recess the second ends of the conductive interconnects with respect to the mold compound. The conductive interconnects can comprise a first portion, a second portion, and an etch stop layer disposed between the first portion and the second portion.Type: GrantFiled: May 10, 2016Date of Patent: April 4, 2017Assignee: Deca Technologies Inc.Inventors: Christopher M. Scanlan, William Boyd Rogers, Craig Bishop
-
Patent number: 9576919Abstract: A method of making a semiconductor package can include forming a plurality of redistribution layer (RDL) traces disposed over active surfaces of a plurality of semiconductor die and electrically connected to contact pads on the plurality of semiconductor die. The method can include disposing an encapsulant material over the active surfaces, contacting at least four side surfaces of each of the plurality of semiconductor die, and disposed over the plurality of RDL traces. The method can also include forming a via through the encapsulant material to expose at least one of the plurality of RDL traces, forming an electrical interconnect disposed within the via and coupled to the at least one RDL trace, and singulating the plurality of semiconductor packages through the encapsulant material to leave an offset of 30-140 ?m of the encapsulant material disposed around a periphery of each of the plurality of semiconductor die.Type: GrantFiled: November 2, 2015Date of Patent: February 21, 2017Assignee: DECA Technologies Inc.Inventors: Christopher M. Scanlan, Craig Bishop
-
Patent number: 9520364Abstract: A method of making a semiconductor device can include providing a plurality of semiconductor die, wherein each semiconductor die comprises an active surface and a backside opposite the active surface. The method can include forming a build-up interconnect structure that extends over the active surface of each of the plurality of semiconductor die within the wafer, and forming a unique identifying mark for each of the plurality of semiconductor die as part of a layer within the build-up interconnect structure while simultaneously forming the layer of the build-up interconnect structure. The layer of the build-up interconnect structure can comprise both the unique identifying marks for each of the plurality of semiconductor die and functionality for the semiconductor device. Each unique identifying mark can convey a unique identity of its respective semiconductor die. The method can further include singulating the plurality of semiconductor die into a plurality of semiconductor devices.Type: GrantFiled: August 26, 2015Date of Patent: December 13, 2016Assignee: DECA Technologies Inc.Inventors: Craig Bishop, Sabbas A. Daniel, Christopher M. Scanlan
-
Patent number: 9520331Abstract: An adaptive patterning method and system for fabricating panel based package structures is described. Misalignment for individual device units in a panel or reticulated wafer may be adjusted for by measuring the position of each individual device unit and forming a unit-specific pattern over each of the respective device units.Type: GrantFiled: May 10, 2013Date of Patent: December 13, 2016Assignee: DECA Technologies Inc.Inventors: Christopher M. Scanlan, Timothy L. Olson
-
Patent number: 9502397Abstract: A method of making a semiconductor component package can include providing a substrate comprising conductive traces, soldering a surface mount device (SMD) to the substrate with solder, encapsulating the SMD on the substrate with a first mold compound over and around the SMD to form a component assembly, and mounting the component assembly to a temporary carrier with a first side of the component assembly oriented towards the temporary carrier. The method can further include mounting a semiconductor die comprising a conductive interconnect to the temporary carrier adjacent the component assembly, encapsulating the component assembly and the semiconductor die with a second mold compound to form a reconstituted panel, and exposing the conductive interconnect and the conductive traces at the first side and the second side of the component assembly with respect to the second mold compound.Type: GrantFiled: April 28, 2016Date of Patent: November 22, 2016Assignee: Deca Technologies, Inc.Inventor: Christopher M. Scanlan
-
Patent number: 9464362Abstract: A wafer plating jig system comprising an electrically insulating wafer plating jig base having a plurality of overlapping cavities of different depths, each cavity configured to receive a semiconductor wafer of a different size and an electrically conductive cover plate comprising an open center surrounded by a support, the cover plate comprising an electrical conductor surrounding the open center and with at least one of the overlapping cavities of the wafer plating jig base.Type: GrantFiled: September 28, 2012Date of Patent: October 11, 2016Assignee: DECA Technologies Inc.Inventors: Christopher M. Scanlan, Ferdinand Aldas, Kenneth C. Blaisdell, Cheryl R. Abanes
-
Patent number: 9418905Abstract: An adaptive patterning method and system for fabricating panel based package structures is described. Misalignment for individual device units in a panel or reticulated wafer may be adjusted for by measuring the position of each individual device unit and forming a unit-specific pattern over each of the respective device units.Type: GrantFiled: February 25, 2013Date of Patent: August 16, 2016Assignee: DECA Technologies Inc.Inventors: Timothy L. Olson, Christopher M. Scanlan
-
Patent number: 9401313Abstract: A method of automated optical inspection (AOI) for a plurality of unique semiconductor packages can comprise providing a plurality of semiconductor die formed as a reconstituted wafer. A plurality of unit specific patterns can be formed by forming a unit specific pattern over each of the plurality of semiconductor die, wherein each of the unit specific patterns is customized to fit its respective semiconductor die. A plurality of images can be acquired by acquiring an image for each of the plurality of unit specific patterns. A plurality of unique reference standards can be created by creating a unique reference standard for each of the plurality of unit specific patterns. Defects can be detected in the plurality of unit specific patterns by comparing one of the plurality of unique reference standards to a corresponding one of the plurality of images for each of the plurality of unit specific patterns.Type: GrantFiled: November 19, 2015Date of Patent: July 26, 2016Assignee: DECA Technologies, Inc.Inventors: Craig Bishop, Vaibhav Joga Singh Bora, Christopher M. Scanlan, Timothy L. Olson
-
Patent number: 9397069Abstract: A semiconductor device and method of adaptive patterning for panelized packaging with dynamic via clipping is described. A panel comprising an encapsulating material disposed around a plurality of semiconductor die can be formed. An actual position for each of the plurality of semiconductor die within the panel can be measured. A conductive redistribution layer (RDL) comprising first capture pads aligned with the actual positions of each of the plurality of semiconductor die can be formed. A plurality of second capture pads at least partially disposed over the first capture pads and aligned with a package outline for each of the plurality of semiconductor packages can be formed. A nominal footprint of a plurality of conductive vias can be adjusted to account for a misalignment between each semiconductor die and its corresponding package outline.Type: GrantFiled: May 22, 2015Date of Patent: July 19, 2016Assignee: DECA Technologies Inc.Inventors: Christopher M. Scanlan, Craig Bishop
-
Patent number: 9337086Abstract: A method of manufacturing a semiconductor chip comprising placing a plurality of die units each having an active front surface and a back surface facing front surface up on an encapsulant layer, encapsulating the plurality of die units on the active surface of the encapsulant layer with an encapsulant covering a front surface and four side surfaces of each of the plurality of die units, and exposing, through the encapsulation on the front surface, conductive interconnects electrically connecting a die bond pad to a redistribution layer.Type: GrantFiled: December 29, 2014Date of Patent: May 10, 2016Assignee: DECA Technologies Inc.Inventor: Christopher M. Scanlan
-
Patent number: 9269622Abstract: A semiconductor device and method of making a semiconductor device is described. An embedded die panel comprising a plurality of semiconductor die separated by saw streets is provided. A conductive layer is formed by an electroless plating process, the conductive layer comprising bussing lines disposed in the saw streets and a redistribution layer (RDL) coupled to the semiconductor die and bussing lines. An insulating layer is formed over the conductive layer and embedded die panel, the insulating layer comprising openings disposed over the conductive layer outside a footprint of the semiconductor die. Interconnect structures are formed in the openings in the insulating layer by using the conductive layer as part of an electroplating process. The embedded die panel is singulated through the saw streets after forming the interconnect structures to remove the bussing lines and to from individual fan-out wafer level packages (FOWLPs).Type: GrantFiled: May 9, 2013Date of Patent: February 23, 2016Assignee: DECA Technologies Inc.Inventors: Christopher M. Scanlan, Timothy L. Olson
-
Patent number: 9196509Abstract: An adaptive patterning method and system for fabricating panel based package structures is described. A plurality of semiconductor die comprising a copper column disposed over the active surface of each semiconductor die is provided. An embedded die panel is formed by disposing an encapsulant around each of the plurality of semiconductor die. A true position and rotation of each semiconductor die within the embedded die panel is measured. A unit-specific pattern is formed to align with the true position of each semiconductor die in the embedded die panel. The unit-specific pattern as a fan-out structure disposed over the semiconductor die, over the encapsulant, and coupled to the copper columns. A fan-in redistribution layer (RDL) can extend over the active surface of each semiconductor die such that the copper columns formed over the fan-in RDLs. The unit-specific pattern can be directly coupled to the copper columns.Type: GrantFiled: May 9, 2013Date of Patent: November 24, 2015Assignee: DECA Technologies IncInventors: Christopher M. Scanlan, Timothy L. Olson
-
Patent number: 9177926Abstract: A method of making a semiconductor package can comprise forming a plurality of thick redistribution layer (RDL) traces over active surfaces of a plurality of semiconductor die that are electrically connected to contact pads on the plurality of semiconductor die, singulating the plurality of semiconductor die comprising the plurality of thick RDL traces, mounting the singulated plurality of semiconductor die over a temporary carrier with the active surfaces of the plurality of semiconductor die oriented away from the temporary carrier, disposing encapsulant material over the active surfaces and at least four side surfaces of each of the plurality of semiconductor die, over the plurality of thick RDL traces, and over the temporary carrier, forming a via through the encapsulant material to expose at least one of the plurality of thickened RDL traces with respect to the encapsulant material, removing the temporary carrier, and singulating the plurality of semiconductor die.Type: GrantFiled: March 9, 2015Date of Patent: November 3, 2015Assignee: DECA Technologies IncInventors: Christopher M. Scanlan, Craig Bishop
-
Patent number: 9159547Abstract: A semiconductor device and method of making the semiconductor device is described. A semiconductor die is provided. A polymer layer is formed over the semiconductor die. A via is formed in the polymer layer. The polymer layer is crosslinked in a first process. The polymer layer is thermally cured in a second process. The polymer layer can comprise polybenzoxazoles (PBO), polyimide, benzocyclobutene (BCB), or siloxane-based polymers. A surface of the polymer layer can be crosslinked by a UV bake to control a slope of the via during subsequent curing. The second process can further comprise thermally curing the polymer layer using conduction, convection, infrared, or microwave heating. The polymer layer can be thermally cured by increasing a temperature of the polymer at a rate greater than or equal to 10 degrees Celsius per minute, and can be completely cured in less than or equal to 60 minutes.Type: GrantFiled: September 17, 2013Date of Patent: October 13, 2015Assignee: DECA Technologies Inc.Inventors: William Boyd Rogers, Willibrordus Gerardus Maria van den Hoek
-
Patent number: 9040316Abstract: A semiconductor device and method of adaptive patterning for panelized packaging with dynamic via clipping is described. A panel comprising an encapsulating material disposed around a plurality of semiconductor die can be formed. An actual position for each of the plurality of semiconductor die within the panel can be measured. A conductive redistribution layer (RDL) comprising first capture pads aligned with the actual positions of each of the plurality of semiconductor die can be formed. A plurality of second capture pads at least partially disposed over the first capture pads and aligned with a package outline for each of the plurality of semiconductor packages can be formed. A nominal footprint of a plurality of conductive vias can be adjusted to account for a misalignment between each semiconductor die and its corresponding package outline.Type: GrantFiled: June 12, 2014Date of Patent: May 26, 2015Assignee: Deca Technologies Inc.Inventors: Christopher M. Scanlan, Craig Bishop
-
Publication number: 20150079805Abstract: A semiconductor device and method of making the semiconductor device is described. A semiconductor die is provided. A polymer layer is formed over the semiconductor die. A via is formed in the polymer layer. The polymer layer is crosslinked in a first process. The polymer layer is thermally cured in a second process. The polymer layer can comprise polybenzoxazoles (PBO), polyimide, benzocyclobutene (BCB), or siloxane-based polymers. A surface of the polymer layer can be crosslinked by a UV bake to control a slope of the via during subsequent curing. The second process can further comprise thermally curing the polymer layer using conduction, convection, infrared, or microwave heating. The polymer layer can be thermally cured by increasing a temperature of the polymer at a rate greater than or equal to 10 degrees Celsius per minute, and can be completely cured in less than or equal to 60 minutes.Type: ApplicationFiled: September 17, 2013Publication date: March 19, 2015Applicant: DECA TECHNOLOGIES INC.Inventors: William Boyd Rogers, Willibrordus Gerardus Maria van den Hoek
-
Patent number: 8932443Abstract: A wafer carrier is described. In one embodiment, the wafer carrier includes a variable aperture shield. The wafer carrier may include an electrically conductive wafer plating jig base having a plurality of concentric overlapping cavities of different depths, each cavity configured to receive a semiconductor wafer of a different size, a plurality of concentric magnetic attractors, at least one positioned within each of the plurality of overlapping cavities, and a cover plate comprising an open center surrounded by a support, the cover plate comprising an attractive material positioned within the support adjacent to the open center and aligned with at least one of the magnetic attractors when the cover plate is positioned over the wafer plating jig base.Type: GrantFiled: May 16, 2013Date of Patent: January 13, 2015Assignee: DECA Technologies Inc.Inventor: Rico Sto. Domingo
-
Patent number: 8922021Abstract: A method of manufacturing a semiconductor chip comprising placing a plurality of die units each having an active front surface and a back surface facing front surface up on an encapsulant layer, encapsulating the plurality of die units on the active surface of the encapsulant layer with an encapsulant covering a front surface and four side surfaces of each of the plurality of die units, and exposing, through the encapsulation on the front surface, conductive interconnects electrically connecting a die bond pad to a redistribution layer.Type: GrantFiled: September 12, 2013Date of Patent: December 30, 2014Assignee: DECA Technologies Inc.Inventor: Christopher M. Scanlan
-
Patent number: 8835230Abstract: A method for manufacturing a device package may include constructing a spacer element coupled with a surface of a semiconductor die unit, where the spacer element is configured to create a gap between the semiconductor die unit and a surface of a carrier, and encapsulating the semiconductor die unit within a mold compound, where the encapsulating includes introducing the mold compound into the gap.Type: GrantFiled: May 9, 2013Date of Patent: September 16, 2014Assignee: DECA Technologies Inc.Inventor: Christopher M. Scanlan