Patents Assigned to dSpace GmbH
-
Publication number: 20260148489Abstract: A method for generating synthetic image data for imitating raw camera data from a mosaic filter sensor. The mosaic filter sensor comprises an arrangement of sensor pixels and, in addition, a mosaic filter designed as a periodic mosaic of color filters of different colors that are arranged such that each sensor pixel from the arrangement of sensor pixels is covered by exactly one color filter. The method comprises a positioning and spatial orientation of a virtual camera in a three-dimensional virtual environment on a computer system and a simulation of an imaging by camera optics of colored light on sensor pixels of a mosaic filter sensor incorporated in the virtual camera. Via a reading of the pixel brightness measure associated with the respective color value, the pixel brightness of the respective sensor pixel is derived as a function of the color value of the light imaged on the sensor pixel.Type: ApplicationFiled: April 16, 2025Publication date: May 28, 2026Applicant: dSPACE GmbHInventors: Ilja TSCHERKASSOW, Stefan HANTE, Merlin ARIANS
-
Patent number: 12639500Abstract: A method of adding another circuit component with operations executable on an FPGA to an FPGA configuration, wherein the FPGA configuration already has at least one existing circuit component with operations executable on the FPGA, which is locally distributed in the FPGA configuration, includes synthesizing the further circuit component to obtain a further netlist, and distributed arranging of the further netlist taking into account the at least one existing circuit component in the FPGA configuration.Type: GrantFiled: September 12, 2022Date of Patent: May 26, 2026Assignee: dSPACE GmbHInventors: Heiko Kalte, Marc Schlenger, Dominik Lubeley
-
Patent number: 12638363Abstract: A computer-implemented method for configuring a virtual test system for testing vehicle functions of a motor vehicle, wherein for each of the plurality of input ports of the artifact under test, an assignment of the output port having the highest confidence value of the at least one other artifact under test depending on a first condition, a compiling of a list of output ports having the highest confidence values depending on a second condition, or a non-assignment of an output port depending on a third condition for configuring a connection of the input ports of the artifact under test to appropriate output ports of the at least one other artifact under test is made. A computer-implemented method is also provided for providing a trained machine learning algorithm for configuring a virtual test system for testing vehicle functions of a motor vehicle.Type: GrantFiled: July 6, 2023Date of Patent: May 26, 2026Assignee: dSPACE GmbHInventor: Andre Hildebrandt
-
Patent number: 12630167Abstract: A computer-implemented method and system for determining compatibility of system parameters for a test execution of a virtual test of a device for at least partial autonomous guidance of a motor vehicle, comprising an application of a rule-based algorithm to the at least one first system parameter for determining compatibility of the at least one first system parameter with at least one further system parameter from a group comprising the system to be tested, the test environment, the test system, the test scenario and/or the vehicle type to be tested, wherein the rule-based algorithm determines compatibility on the basis of a hardware and/or software component that executes the virtual test of the device for at least partial autonomous guidance of the motor vehicle and/or provides test data.Type: GrantFiled: December 15, 2022Date of Patent: May 19, 2026Assignee: dSPACE GmbHInventors: Andreas Bomert, Daniel Becke, Matthias Werth
-
Publication number: 20260133247Abstract: A test stand for confronting a test piece with a simulated electrical fault. The test stand includes a central fault control unit for orchestrating the simulated electrical fault, and at least one local node configured as a failure insertion unit (FIU), with a switch arrangement for falsifying selected electrical currents in the test stand. The fault control unit is configured to create an abstract fault description, which specifies at least one electrical fault to be applied to an electrical line, and to transmit it to the local node. The local node is configured to derive from the abstract fault description an activation rule for the switch arrangement that is suitable for applying the electrical fault to the electrical line, and to apply the electrical fault to the electrical line by activating the switch arrangement according to the activation rule.Type: ApplicationFiled: November 14, 2024Publication date: May 14, 2026Applicant: dSPACE GmbHInventors: Dirk HASSE, Jochen SAUER
-
Patent number: 12626515Abstract: A computer-implemented method for annotating driving scenario sensor data, including the steps of receiving raw sensor data, the raw sensor data comprising a plurality of successive LIDAR point clouds and/or a plurality of successive camera images, recognizing objects in each image of the camera data and/or each point cloud using one or more neural networks, correlating objects within successive images and/or point clouds, removing false positive results on the basis of plausibility criteria, and exporting the annotated sensor data of the driving scenario.Type: GrantFiled: March 31, 2023Date of Patent: May 12, 2026Assignee: dSPACE GmbHInventors: Daniel Roedler, Phillip Thomas, Simon Romanski, Georgi Urumov, Tobias Biester, Ruben Jacob, Boris Neubert
-
Publication number: 20260087220Abstract: A method for carrying out an optimization of at least one specific signal path of a circuit design to be mapped in an FPGA. The at least one specific signal path in the circuit design to be mapped is defined as a multi-cycle path having an effective clock rate. Provided also is software for generating a circuit design to be mapped in an FPGA, a device for processing data, an input FPGA interface block for software for generating a circuit design to be mapped in an FPGA, and output FPGA interface block for software for generating a circuit design to be mapped in an FPGA, a circuit design to be mapped in an FPGA, and an FPGA having a circuit design mapped therein.Type: ApplicationFiled: September 24, 2025Publication date: March 26, 2026Applicant: dSPACE GmbHInventors: Heiko KALTE, Dominik LUBELEY
-
Publication number: 20260079872Abstract: A system comprising a sensor simulation computer for calculating model data, an ESI unit for generating raw sensor data and a switching device. The sensor simulation computer has a first DisplayPort connector and a second DisplayPort connector. Two DisplayPort lines are connected to the first DisplayPort connector and four DisplayPort lines are connected to the second DisplayPort connector. The ESI unit has a DisplayPort receiver to which four DisplayPort lines are connected. The switching device is interposed between the first and second DisplayPort connectors and the DisplayPort receiver.Type: ApplicationFiled: September 16, 2025Publication date: March 19, 2026Applicant: dSPACE GmbHInventors: Gregor SIEVERS, Johannes AX, Henry BATHKE, Aniton ANTONYS
-
Publication number: 20260064910Abstract: A method for performing a SIL simulation running on a host data processing device and a device for data processing for performing a SIL simulation are provided. The device is configured to execute the method. A computer program product, a signal sequence, and a simulation platform are also provided.Type: ApplicationFiled: September 4, 2025Publication date: March 5, 2026Applicant: dSPACE GmbHInventors: Markus SUEVERN, Benedikt MENNE
-
Publication number: 20260045103Abstract: A computer-implemented method for assigning data points from first data to one of several objects, wherein the first data comprises at least three spatial dimensions. Groups of projected data points are formed and assigned to the respective objects, taking into account received information data from two-dimensional bounding polygons and from a bin of the data point by an assignment method such that for overlapping polygons in which projected data points are located within more than one two-dimensional bounding polygon, the groups are formed such that no bin is assigned to more than one of the overlapping polygons at the same time. A device is also provided for data processing to execute the method, and a computer program product, and a computer-readable medium on which the above computer program product is stored.Type: ApplicationFiled: August 6, 2025Publication date: February 12, 2026Applicant: dSPACE GmbHInventors: Simon ROMANSKI, Fabian BOTH, Harald HANSELMANN, Yassine MARRAKCHI, Oscar DARWIN, Michael WEBER
-
Publication number: 20260045058Abstract: A computer-implemented method for ascertaining a three-dimensional bounding volume, preferably a bounding box, for an object displayed on first data, the first data having at least three spatial dimensions, information data of a two-dimensional minimum bounding polygon being received for the object displayed on second data, a projection matrix, which defines a mapping of a three-dimensional data point of the first data onto a two-dimensional data point in the second data being received, and the three-dimensional bounding volume of the object being ascertained with the aid of a mathematical optimization procedure and a target function, the target function comprising fewer than 100,000 terms. The invention also relates to a device for processing data, which comprises computer components for carrying out the above method, as well as a computer program product, comprising commands, which, when the program is executed by a computer, prompt the latter to carry out the above method.Type: ApplicationFiled: July 11, 2025Publication date: February 12, 2026Applicant: dSPACE GmbHInventors: Simon ROMANSKI, Fabian BOTH, Harald HANSELMANN, Yassine MARRAKCHI, Oscar DARWIN, Michael WEBER
-
Patent number: 12547806Abstract: A method for real-time simulation of an electric motor includes: modeling, by a computer system, the electrical motor in a graphical model including at least two blocks connected by signals. The graphical model includes at least two matrix operations which produce a multidimensional output signal from at least one multidimensional input signal. The computer system includes an operator computer and a real-time computer connected thereto, wherein the operator computer executes a graphical modeling environment, and the real-time computer has at least one programmable logic device.Type: GrantFiled: November 26, 2021Date of Patent: February 10, 2026Assignee: DSPACE GMBHInventor: Martin Aust
-
Patent number: 12546826Abstract: A failure insertion unit for connection to an object under test connected to a bus or network interface, wherein the object under test can be subjected by means of the failure insertion unit to fault voltages that are greater than the maximum voltage for which the bus or network interface is designed, with a fuse circuit which protects a bus or network interface connected to the failure insertion unit from voltages that are greater than the maximum voltage for which the bus or network interface is designed. This provides a way to be able to use failure insertion units even in systems that work with buses with high bandwidths without the risk of damaging bus or network interfaces due to overvoltages.Type: GrantFiled: September 20, 2023Date of Patent: February 10, 2026Assignee: dSPACE GmbHInventors: Bjoern Mueller, Tobias Schaeffer
-
Publication number: 20260017429Abstract: A computer-implemented method for assigning a plurality of simulation tasks to a plurality of simulation agents. A simulation task processing list is received, which comprises several simulation tasks to be completed. The simulation tasks to be completed are assigned to the simulation agents such that not all simulation tasks present in the simulation task processing list are assigned to the simulation agents. For the unassigned simulation tasks, it is checked whether simulation task-dependent data of the simulation task are at least partially identical to the simulation task-dependent data of the assigned simulation tasks. At least one unassigned simulation task is assigned to a simulation agent such that after the previously assigned simulation task has been completed, the simulation agent is assigned another simulation task, the simulation task-dependent data of which are at least partially identical to the simulation task-dependent data of the simulation task assigned immediately before it.Type: ApplicationFiled: July 3, 2025Publication date: January 15, 2026Applicant: dSPACE GmbHInventors: Thomas JAEGER, Markus KOCH, Eugen SELBSTREICH, Thomas MISCH
-
Patent number: 12524259Abstract: A method is provided for configuring an SIL simulation of a control unit running on a computer, software modules for the control unit, which have a plurality of tasks, being installed on the computer for the SIL simulation of the control unit, the tasks being processed in a predetermined clock cycle having a periodic period between the individual clock time points, and the computer including a plurality of processor cores, on which a plurality of virtual machines run, which each process predetermined tasks. A possibility is thus provided for minimizing the computing time of an SIL test.Type: GrantFiled: December 19, 2022Date of Patent: January 13, 2026Assignee: dSPACE GMBHInventors: Tobias Sielhorst, Artur Wolf
-
Publication number: 20260009696Abstract: A test bench for at least one vehicle component, wherein the test bench is set up to exert a translational load on the at least one vehicle component in a direction of a component axis. The test bench has a plurality of drives that are set up to generate the load. A test bench control is provided, which is designed to jointly regulate the drives in order to achieve a load on the vehicle component based on a reference variable. A method for generating a translational load is also provided.Type: ApplicationFiled: July 3, 2025Publication date: January 8, 2026Applicant: dSPACE GmbHInventors: Marcel PLEISCHL, Benjamin KOERNER
-
Publication number: 20260009883Abstract: An object simulator for a sensor for object detection. A receiver is configured to receive a first signal emitted by the sensor and to output a first operating signal that is a function of the first signal. An analysis unit is configured to analyze the first operating signal and to determine at least one parameter of the first signal. A transmitter is configured to generate and send a second signal as a function of the at least one parameter and as a function of at least one object to be simulated. The second signal is provided for the reception by the sensor and is designed such that it is perceivable by the sensor as a reflection of the first signal on the at least one object to be simulated. A method for simulating an object for a sensor for object detection is also provided.Type: ApplicationFiled: July 1, 2025Publication date: January 8, 2026Applicant: dSPACE GmbHInventor: Tim FISCH
-
Publication number: 20250390625Abstract: A simulator for simulating a sensor for object detection. The simulator is set up to generate synthetic sensor data of the sensor by the simulation. A visibility module generates object data for at least one virtual object located in a virtual environment as a function of the sensor. A mapping module determines at least two parameters of the virtual object from the object data and represents at least one virtual object as a function of the at least two parameters in a first mapping. A link module transfers the first mapping to a second mapping taking into account a characteristic function of the sensor. In the second mapping, the at least one virtual object is represented as a function of the at least two parameters. An output module converts the second mapping into the synthetic sensor data and provides the synthetic sensor data for output.Type: ApplicationFiled: June 18, 2025Publication date: December 25, 2025Applicant: dSPACE GmbHInventors: Christoph BRODEHL, Thomas GLARNER
-
Publication number: 20250377655Abstract: A method for passing and manipulating messages of a first control unit and a second control unit through a test system. The test system is connected via a first port to the first control unit and via a second port to a source and/or sink for the messages of the second control unit. The test system has a first controller and a first TCP/IP stack for the messages of the first control unit and a second controller and a second TCP/IP stack for the messages of the second control unit as well as a message memory for exchanging messages with the first TCP/IP stack and the second TCP/IP stack. Messages from the first TCP/IP stack are transferred to the message memory and forwarded to the second TCP/IP stack and vice versa, wherein messages can be selected via a first program in order to be manipulated for test purposes before forwarding.Type: ApplicationFiled: June 6, 2025Publication date: December 11, 2025Applicant: dSPACE GmbHInventors: Ralf GROSSE BOERGER, Ralf STOLPE, Tobias SCHAEFFER
-
Patent number: 12493073Abstract: A test arrangement for testing a power electronics controller, wherein the controller has supply connections and load connections. A plurality of power electronics modules each have supply connections, at least one load connection, and an interface for controlling the power electronics module. In an operational state of the test arrangement, the supply connections of the controller are each connected to the load connection of a supply-side power electronics module and the load connections of the controller are each connected to the load connection of a load-side power electronics module. Thus, a rapid supply-side current regulation can be realized in a simple way in that the control device calculates at least the determined actual currents at the load connections of the supply-side power electronics modules from determined electrical connection variables of the load connections of the load-side power electronics modules for use for the feedforward control.Type: GrantFiled: January 30, 2024Date of Patent: December 9, 2025Assignee: dSPACE GMBHInventor: Daniel Epping