Patents Assigned to Fujitsu
-
Patent number: 7193431Abstract: A method for compensating for semiconductor device resistance is disclosed that includes the step of realizing a resistance equal to a desired resistance by one of combinations of multiple semiconductor devices. This step includes the step of sequentially selecting two or more of the semiconductor devices to be combined, and thereby sequentially changing a resistance realized by the selected two or more of the semiconductor devices to be combined.Type: GrantFiled: December 22, 2004Date of Patent: March 20, 2007Assignee: Fujitsu LimitedInventors: Hiroshi Miyake, Noriyuki Tokuhiro, Tadao Aikawa, Hiroshi Miyazaki
-
Patent number: 7194713Abstract: A logical verification device includes an input unit, a generator, an input constraint information calculator, an output constraint information calculator, an input/output constraint information calculator, a determining unit, and a logic verifying unit. The input unit inputs hardware description information and interface specification description information concerning a communication procedure of a hardware module. The generator generates a finite state machine model concerning a status transition of signals input to and output from the hardware module, based on the interface specification description information. The input constraint information calculator calculates input constraint information using the generated finite state machine model.Type: GrantFiled: December 22, 2004Date of Patent: March 20, 2007Assignee: Fujitsu LimitedInventor: Hiroaki Iwashita
-
Patent number: 7193856Abstract: An ejector includes a block attached rotatably to a unit, the block including first and second compression members, each of which compresses an electronic apparatus so as to release an electric connection between the unit and the electronic apparatus, and an arm rotatable with the block and attached to the unit so that the arm displaces relative to the block, the arm including third and fourth compression members, each of which compresses an electronic apparatus so as to electrically connect the unit and the electronic apparatus to each other, wherein the block and the arm compress the electronic apparatus via different compression members as a displacement state and a rotational direction of the arm change.Type: GrantFiled: November 30, 2004Date of Patent: March 20, 2007Assignee: Fujitsu LimitedInventor: Hiroshi Hidaka
-
Patent number: 7194610Abstract: A reconfigurable processor calculates execution times of configuration for executing pipeline processing from hardware configuration information, and fixes a clock cycle until processing ends. A counter compares the fixed clock cycle with the actual number of elapsed clocks, and, when the number of elapsed clocks equals the clock cycle, it is determined that pipeline processing has ended, and a configuration controller is notified of this.Type: GrantFiled: February 23, 2005Date of Patent: March 20, 2007Assignee: Fujitsu LimitedInventors: Shiro Uriu, Mitsuharu Wakayoshi, Tetsuo Kawano, Hiroshi Furukawa, Ichiro Kasama, Kazuaki Imafuku, Toshiaki Suzuki
-
Patent number: 7194403Abstract: An interface unit issues input/output instructions regarding an input of a translation target sentence, an output of a translated sentence, and a translation control. A machine translating apparatus translates a document in a certain language into a document in another language. A translation memory device translates a sentence by searching an original/translation database in which sentences in a certain language and original/translation sentences in another language corresponding thereto have been accumulated. A data compatible processing unit makes original/translation information translated by the machine translating apparatus and original/translation information translated by the translation memory device common, thereby enabling them to be fetched mutually as original/translation information.Type: GrantFiled: September 28, 2001Date of Patent: March 20, 2007Assignee: Fujitsu LimitedInventors: Seiji Okura, Akira Ushioda, Masaru Fuji, Tatsuo Yamashita
-
Patent number: 7193320Abstract: A semiconductor element has a circuit formation surface on which electrode terminals are arranged in a peripheral part thereof. The semiconductor element is encapsulated by a mold resin on a substrate which has openings at positions corresponding to the electrodes of the semiconductor element. The semiconductor element is mounted to the substrate in a state where the circuit formation surface faces the substrate and the electrode terminals are positioned at the openings and a back surface opposite to the circuit formation surface of the semiconductor element is exposed from the mold resin. A heat-emitting member formed of a metal plate is provided on a surface of the substrate opposite to a surface on which the semiconductor element is mounted. The surface of the heat-emitting member being exposed from the mold resin.Type: GrantFiled: January 28, 2003Date of Patent: March 20, 2007Assignee: Fujitsu LimitedInventors: Sumikazu Hosoyamada, Yoshitsugu Kato, Mitsuo Abe, Kazuto Tsuji, Masaharu Minamizawa, Toshio Hamano, Toshiyuki Honda, Katsuro Hiraiwa, Masashi Takenaka
-
Publication number: 20070061891Abstract: When changes occur in an environment of the service user terminal, a network operator terminal acquires hashed environment information indicative of the changes from the service user terminal. The network operator terminal sends the hashed environment information to an environment management authority terminal. The environment management authority terminal calculates an evaluation value based on the hashed environment information and transmits the evaluation value to a network operator terminal. The network operator terminal transmits status change information to the service provider terminal. The service provider terminal updates information about the user information previously stored and decides whether to provide the service to the service user terminal based on the updated information.Type: ApplicationFiled: May 3, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Masato Suzuki, Akihiro Inomata
-
Publication number: 20070058297Abstract: A magnetic head slider comprises a slider body comprising a base portion made of an altic material and an element-forming portion, made of alumina, having formed thereon magnetic conversion elements. Slider-flying rails protruding beyond the surface of the slider body are provided. A first protection film is formed on the surface of the slider body to cover a boundary between the element-forming portion and the base portion to thereby prevent a lubricant of a magnetic disk from depositing on the boundary between the base portion and the element-forming portion. Second protection films are formed on the surfaces of the slider-flying rails to protect the magnetic conversion elements from being corroded and damaged. Further, when pneumatic bearings are provided on the slider-flying rails, third protection films are formed on the surfaces of the pneumatic bearings.Type: ApplicationFiled: November 13, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Yoshiharu Kasamatsu, Susumu Yoshida, Takayuki Musashi
-
Publication number: 20070057347Abstract: A field-effect transistor that increases the operation speeds of complementary field-effect transistors. Each of an nMOSFET and a pMODFET has a Ge channel and source and drain regions formed of an NiGe layer. The height of Schottky barriers formed at a junction between a channel region and the source region of the nMOSFET and at a junction between the channel region and the drain region of the nMOSFET is changed by very thin high-concentration segregation layers formed by making As atoms, Sb atoms, S atoms, or the like segregate at the time of forming the NiGe layer. As a result, Schottky barrier height suitable for the nMOSFET and the pMODFET can be obtained, thus being capable of realizing high-speed CMOSFETs.Type: ApplicationFiled: May 2, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventor: Keiji Ikeda
-
Publication number: 20070061030Abstract: In order to analyze the reliability of a package, firstly, a manufacturing process analysis simulating unit conducts and analyzes a manufacturing process analysis simulation. Then, a reliability evaluation analysis simulating unit conducts and analyzes reliability evaluation analysis simulation. Each simulation analysis result is reflected in a manufacturing process one after another and manufactures a package. A shipping determination unit final determines whether the manufactured package can be shipped. Thus, an optimal package can be selected by multiplying the reliability analysis which takes into consideration the history of heat given to a package in its manufacturing process, of a material (resin) and a structure (package dimensions) suitable for designed thermal load conditions. Simultaneously, the number and cost of its trial manufacture can be reduced. A package structure which matches the material characteristic of a package can be determined by feedback.Type: ApplicationFiled: December 22, 2005Publication date: March 15, 2007Applicant: Fujitsu LimitedInventors: Mami NAKADATE, Nobutaka ITOH
-
Publication number: 20070060036Abstract: In an air conditioner having a main body provided with a panel 1 including a front panel 1a and a top panel 1b, the main body incorporating an air passage connecting an air inlet 2 and an air outlet 3, an air filter 4, a heat exchanger 5, a blower fan 6, and a dedusting device 7 attached to the front face of the air filter 4 which is reciprocated along the surface of the air filter 4, the top panel 1b is opened/closed as the dedusting device 7 is reciprocated.Type: ApplicationFiled: September 12, 2006Publication date: March 15, 2007Applicant: FUJITSU GENERAL LIMITEDInventors: Makoto Shibuya, Hideyuki Umenaka, Tsutomu Nagashima, Shinnji Sugiyama, Ryouhei Kondo, Masato Oda, Tomomi Takahashi
-
Publication number: 20070057774Abstract: A shopping cart communication apparatus, installed in a shopping cart that accommodate products attached with RFID tags, functions as a reader/writer to read information from the RFID tags, and also functions as an RFID tag to transmit the read information to display shelf communication apparatuses. The display shelf communication apparatuses function as reader/writers to receive the information transmitted from the shopping cart communication apparatus, and also function as RFID tags to transmit product information corresponding to the received information. The shopping cart communication apparatus as a reader/writer receives the product information from the display shelf communication apparatuses.Type: ApplicationFiled: December 27, 2005Publication date: March 15, 2007Applicants: FUJITSU LIMITED, FUJITSU FRONTECH LIMITEDInventor: Hiroshi Kawamata
-
Publication number: 20070061123Abstract: The electromagnetic field simulator includes a discrete model setting section which sets a space grid width and a time step in a simulation of the electromagnetic field, a coefficient setting section which sets coefficients of equations for the simulation at various positions in a simulation space based on electromagnetic physical properties, a wave source setting section which sets a position and amplitude of a wave source of the electromagnetic wave as a boundary condition with respect to a spatial distribution of the electromagnetic field and an amplitude calculation section which calculates amplitude of an electromagnetic field component given to the position of the wave source in the simulation space based on the space grid width and the time step set by the discrete model setting section and the electromagnetic physical properties at the position of the wave source so that the electromagnetic wave having the position and amplitude of the wave source set by the wave source setting section is reproduced iType: ApplicationFiled: December 29, 2005Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventor: Wataru Odajime
-
Publication number: 20070059875Abstract: A method of manufacturing a semiconductor device including a substrate; an insulating film formed thereon; a first semiconductor layer where strain is induced in the directions parallel to the surface of the substrate, the first semiconductor layer being on the insulating film; a source region and a drain region formed in the first semiconductor layer; and a gate layered body formed of a gate insulating film and a gate electrode on the first semiconductor layer is disclosed. The method includes the steps of (a) forming a second semiconductor layer by epitaxial growth on the first semiconductor layer; (b) heating the second semiconductor layer; and (c) removing the second semiconductor layer. The second semiconductor layer is different in lattice constant in an in-plane direction from the first semiconductor layer. Step (b) induces the strain in the first semiconductor layer by exposing the surface of the second semiconductor layer to energy lines.Type: ApplicationFiled: October 25, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventor: Yasuyoshi Mishima
-
Publication number: 20070057947Abstract: A display program for allowing a user to easily understand changes of observed values is provided. Information necessary for drawing is read from storage means to generate drawing data from the read information, and a bound graph, which is a two-dimensional representation, is displayed as an animation in which measurement points of nodes move up and down over times. This allows the user to observe variations of observed values by using the movement of the measurement points in addition to coloring, which is easy-to-analyze for the user.Type: ApplicationFiled: February 3, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventor: Masaru Yokoyama
-
Publication number: 20070056472Abstract: A disclosed resin molded component includes a molded substrate including a biodegradable resin, and a coating film applied on a surface of the molded substrate. The coating film includes a blended material having a petroleum coating material and a natural material blended therein.Type: ApplicationFiled: December 20, 2005Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Kouhei Chouraku, Yasushi Yui, Shingo Yamaguchi, Hiroshi Takahashi
-
Publication number: 20070061867Abstract: A storing unit stores determining data pertaining to permission of activation of an application. A control unit determines, when an activation request for an application is received, whether activation of the application is permitted based on the determining data, and activates the application when it is determined that the activation of the application is permitted.Type: ApplicationFiled: November 23, 2005Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Makoto Shinohara, Kenichi Tsuboya, Hirofumi Endo
-
Publication number: 20070058416Abstract: A method for inspecting a semiconductor memory having nonvolatile memory cells using ferroelectric capacitors is disclosed which comprises, after shelf-aging the ferroelectric capacitor in a first polarized state, the steps of: (a) writing a second polarized state opposite to the first polarized state; (b) shelf-aging the ferroelectric capacitor in the second polarized state; and (c) reading the second polarized state. The temperature or voltage in the step (a) is lower than the temperature or voltage in the step (c). This method for inspecting a semiconductor memory enables to evaluate the imprint characteristics in a short time.Type: ApplicationFiled: November 6, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Yukinobu Hikosaka, Tomohiro Takamatsu, Yoshinori Obata
-
Publication number: 20070061591Abstract: An apparatus performs user authentication based on biological information for organizations. Each organization employs a biological authentication method with a biological authentication device. The apparatus stores thresholds corresponding to the biological authentication methods, acquires a matching degree between registered biological information of a user and biological information read by a biological authentication device employed by any of the organizations, and performs user authentication based on the threshold stored and the matching degree acquired.Type: ApplicationFiled: January 12, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventor: Takuji Numata
-
Publication number: 20070059818Abstract: A petri dish that includes a cell trapping portion having a plurality of suction holes. A cell-contained liquid is placed in the petri dish and the cell-contained liquid is sucked from the suction holes, which are smaller that the cells, from below the petri dish to trap the cells in the suction holes. The petri dish includes a liquid retaining portion having a space of a capacity that allows sucked-liquid, which is liquid sucked through the suction holes and that do not contain cells, to be retained therein, and configured so that an interface between the sucked-liquid in the space and gas being positioned at a lower level than a surface level of the cell-contained liquid in the petri dish.Type: ApplicationFiled: February 27, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Akihiko Yabuki, Satoru Sakai