Patents Assigned to Kawasaki Microelectronics, Inc.
  • Publication number: 20130222067
    Abstract: A PLL circuit includes an oscillator, a detection block, an integral path and a proportional path. The oscillator generates an oscillation signal. The detection block detects a phase difference between the oscillation signal and a reference signal and generates an integral signal that represents an integral value of the phase difference and a proportional signal that represents a current value of the phase difference. The integral path includes a regulator that receives the integral signal and supplies a regulated integral signal to the oscillator, and the regulator has a feedback loop including an error amplifier. The proportional path supplies the proportional signal, separately from the integral signal, to the oscillator. The oscillator generates the oscillation signal having an oscillation frequency controlled by both of the regulated integral signal and the proportional signal such that the phase of the oscillation signal is locked to the phase of the reference signal.
    Type: Application
    Filed: February 28, 2012
    Publication date: August 29, 2013
    Applicant: KAWASAKI MICROELECTRONICS INC.
    Inventors: Wenjing YIN, Anand GOPALAN
  • Publication number: 20130207706
    Abstract: An exemplary phase interpolator includes a first to a fourth differential pair. Each of the differential pairs includes a first and a second transistor and a stabilizing capacitor connected between a source coupled node and a reference voltage. The phase interpolator also includes a plurality of current sources and a group of switches to switch connections between the source coupled nodes of the differential pairs and the current sources so that (i) a first operating current is supplied to a first selected one of the first and second differential pairs and (ii) a second operating current is supplied to a second selected one of the third and fourth differential pairs. Drains of the first transistors in the differential pairs are commonly connected and drains of the second transistors in the differential pairs are commonly connected to form a first and a second output node so that a differential output signal is output.
    Type: Application
    Filed: February 14, 2013
    Publication date: August 15, 2013
    Applicant: KAWASAKI MICROELECTRONICS INC.
    Inventor: KAWASAKI MICROELECTRONICS INC.
  • Publication number: 20130207711
    Abstract: A first constant voltage is supplied to a variable capacitance in a switched capacitor, and the variable capacitance is effectively charged to the first constant voltage in each cycle of a sampling clock. A current generated by charging the calibration resistance is averaged, and a resultant current is compared against a current generated by applying a second constant voltage to a resistance. The capacitance value of the variable capacitance is adjusted in accordance with a result of the comparison. Thus the variable capacitance is calibrated so as to have a target value.
    Type: Application
    Filed: February 13, 2013
    Publication date: August 15, 2013
    Applicant: KAWASAKI MICROELECTRONICS INC.
    Inventor: KAWASAKI MICROELECTRONICS INC.
  • Publication number: 20130147548
    Abstract: A linear amplifier that comprises a signal input terminal that receives an input signal having a first common mode voltage, a voltage amplifier having a non-inverting input terminal that receives a second common mode voltage, a first and a second input resistance connected in series from the signal input terminal to the inverting input terminal of the voltage amplifier, a feedback resistance connected between the inverting input terminal and the output terminal of the voltage amplifier, and a constant current source. The constant current source supplies a constant current to a middle node between the first and the second input resistances. The constant current generates a voltage drop, which is equal to a difference between the first and the second common mode voltages, across the first input resistance. Accordingly, the common mode voltage of the output signal is directly determined by the second common mode voltage.
    Type: Application
    Filed: December 7, 2012
    Publication date: June 13, 2013
    Applicant: KAWASAKI MICROELECTRONICS, INC.
    Inventor: KAWASAKI MICROELECTRONICS, INC.
  • Patent number: 8462028
    Abstract: Various exemplary embodiments of this disclosure provide parallel to serial conversion apparatuses that includes a bit-swapping circuit that generates bit-swapped parallel data by swapping bits of input parallel data, and a parallel to serial conversion circuit that acquires M1 and M2 bits of the bit-swapped parallel data in a first and a second mode, respectively. The parallel to serial conversion circuit generates serial data by arranging the acquired bits of the bit-swapped parallel data in a first specified order in the first mode and in a second specified order in the second mode The bit-swapping circuit swaps the bits of the input parallel data such that the parallel to serial conversion circuit acquires 1st to M1-th and 1st to M2-th bits of the input parallel data in the first and second modes, respectively, and arranges the acquired bits of the input parallel data in the same order.
    Type: Grant
    Filed: July 5, 2011
    Date of Patent: June 11, 2013
    Assignee: Kawasaki Microelectronics, Inc.
    Inventor: Shoichiro Kashiwakura
  • Patent number: 8421656
    Abstract: Time-interleaved analog-to-digital (AD) conversion circuit, which includes first and second AD converters that generate first and second digital signal sequences by converting an analog input signal into first and second digital signals with a first frequency at first and second timings mutually different with each other is disclosed. The AD conversion circuit further includes a FIFO that receives the first and second digital signal sequences, and a correction filter including first and second portions that are supplied with a common clock signal. The correction filter generates a first corrected digital signal sequence by adding the first synchronized digital signal sequence and the second synchronized digital signal sequence passed through the first portion of the correction filter, and a second corrected digital signal sequence by passing the second synchronized digital signal sequence through the second portion of the correction filter.
    Type: Grant
    Filed: March 25, 2011
    Date of Patent: April 16, 2013
    Assignee: Kawasaki Microelectronics Inc
    Inventor: Kazuto Nishi
  • Patent number: 8355228
    Abstract: A semiconductor integrated circuit has an internal circuit having an input terminal connected to a connection terminal, a protection circuit that discharges an over-voltage supplied to the connection terminal to a power line. The protection circuit includes a first discharge circuit connected to the connection terminal, a second discharge circuit connected to the connection terminal and discharges the over-voltage to the power line, and an over-voltage detect circuit that detects a discharge current flowing through the second discharge circuit and generates an over-voltage detect signal when the discharge current is detected. The first discharge circuit is disabled to discharge the over-voltage when the over-voltage detect signal is supplied.
    Type: Grant
    Filed: April 21, 2010
    Date of Patent: January 15, 2013
    Assignee: Kawasaki Microelectronics Inc.
    Inventor: Hajime Hirata
  • Publication number: 20120317464
    Abstract: Exemplary receiving apparatus receives serial data that includes contiguous blocks each having M-bit known pattern. The apparatus includes a serial-parallel conversion circuit that arranges bits in the serial data to generates N-bit wide (N<M) parallel data, a register group including a first register that stores a word of the parallel data and second registers to which the word of the parallel data is sequentially shifted and stored, a comparing circuit that compares the known pattern with storage patterns each including M contiguous bits stored in the register group, and a detecting circuit. The detecting circuit detects reception of the serial data if the comparing circuit detects a first match between the known pattern and a first one of the storage patterns, and a second match between the known pattern and a second one of the storage patterns that starts with a specific bit during a specific clock cycle.
    Type: Application
    Filed: June 11, 2012
    Publication date: December 13, 2012
    Applicant: KAWASAKI MICROELECTRONICS, INC.
    Inventor: Masayuki YOSHIYAMA
  • Publication number: 20120262467
    Abstract: An image processing apparatus includes a memory control circuit that stores pixel data in a frame memory, an image processing circuit that processes the pixel data stored in the frame memory, and an output circuit that outputs processed pixel data. The memory control circuit divides the pixel data into upper bit portions and lower bit portions, and a lower bit processing circuit stores the lower bit portions in the frame memory by one of (i) dividing lower bit portion of each of the pixel data into n unit portions and storing corresponding one of n unit portions in the frame memory during each of n successive frame periods, and (ii) dividing pixels constituting each of the frames into n groups and storing the lower bit portions of the pixel data of pixels in corresponding one of n groups in the frame memory during each of n successive frame periods.
    Type: Application
    Filed: April 13, 2012
    Publication date: October 18, 2012
    Applicant: KAWASAKI MICROELECTRONICS, INC.
    Inventor: Huan YU
  • Publication number: 20120262205
    Abstract: An output driver circuit including a pre-driver stage that receives a first data signal, the pre-driver stage including a plurality of first differential pairs that perform current subtraction to output a second data signal based on the first data signal, and an output driver stage electrically coupled to the pre-driver stage that receives the second data signal from the pre-driver stage, the output driver stage including a plurality of second differential pairs that transmit an output signal along transmission lines.
    Type: Application
    Filed: June 25, 2012
    Publication date: October 18, 2012
    Applicant: Kawasaki Microelectronics, Inc.
    Inventor: Yoshinori Nishi
  • Publication number: 20120249188
    Abstract: An exemplary differential output buffer includes a mixing stage and an output stage. The mixing stage includes a mixing circuit that mixes a differential data signal and an inverted delayed differential data signal to generate a mixed differential data signal. The output stage includes a first and a second output stage differential pair of transistors. Sources of the transistors in each of the output stage differential pairs are commonly coupled. Gates of the transistors in the first and second output stage differential pairs are supplied with the differential data signal and the mixed differential data signal, respectively. Drains of corresponding ones of the transistors in the first and second output stage differential pairs are commonly connected to form output nodes to output an emphasized differential data signal. The mixing stage includes a mixing ratio setting circuit that sets the mixing ratio to one of 1:0, 1:1, and 0:1.
    Type: Application
    Filed: March 23, 2012
    Publication date: October 4, 2012
    Applicant: KAWASAKI MICROELECTRONICS INC.
    Inventors: Yoshinori NISHI, Purushotham Brahmavar Ramakrishna, Srinivas Rao MADALA
  • Patent number: 8237224
    Abstract: The method of manufacturing the semiconductor device that includes a high voltage MOS transistor with high operating voltage under both high and low gate voltages with low-cost is disclosed. When manufacturing the high voltage MOS transistor, a portion of a gate insulation film is removed to form an opening that exposes an outside area of the active area, which is outside of the central area where a gate electrode will be formed. A shallow grade layer is formed by implanting impurities into an opening with an energy that does not permit penetration of impurity ions through the gate insulation film.
    Type: Grant
    Filed: March 14, 2007
    Date of Patent: August 7, 2012
    Assignee: Kawasaki Microelectronics, Inc.
    Inventor: Ryo Nakamura
  • Patent number: 8228096
    Abstract: An output driver circuit including a pre-driver stage that receives a first data signal, the pre-driver stage including a plurality of first differential pairs that perform current subtraction to output a second data signal based on the first data signal, and an output driver stage electrically coupled to the pre-driver stage that receives the second data signal from the pre-driver stage, the output driver stage including a plurality of second differential pairs that transmit an output signal along transmission lines.
    Type: Grant
    Filed: March 2, 2007
    Date of Patent: July 24, 2012
    Assignee: Kawasaki Microelectronics, Inc.
    Inventor: Yoshinori Nishi
  • Patent number: 8194090
    Abstract: Various exemplary embodiments provide methods of controlling frame memory, memory control circuits, and image processing apparatuses including the memory control circuits. Data representing values of pixels constituting each of a plurality of frames are received in an order of the frames, and data representing values of pixels constituting a previous frame are read from the frame memory and data representing values of pixels constituting a next frame are written to the frame memory. By reading first data representing values of a portion of the pixels constituting the previous frame from the frame memory before receiving of data representing values of pixels constituting the next frame starts, a delay time before starting to output data representing values of pixels of the previous frame can be shortened.
    Type: Grant
    Filed: January 14, 2009
    Date of Patent: June 5, 2012
    Assignee: Kawasaki Microelectronics, Inc.
    Inventor: Shinsuke Sato
  • Patent number: 8164597
    Abstract: Exemplary embodiments of color conversion circuits and color conversion methods convert input color data into output color data. The input color data is positioned in a three-dimensional color space, which is divided into a plurality of unit cubes each having a fixed dimension. The input color data is converted by performing interpolations using conversion coefficients at vertexes of the unit cube within which the input color data is positioned. When the input color data is positioned on a gray axis of the color space, a substitution circuit substitutes some of the conversion coefficients such that the interpolation becomes a linear interpolation. As a result, it is assured that input color data positioned on the gray axis is converted to gray output color data.
    Type: Grant
    Filed: March 31, 2008
    Date of Patent: April 24, 2012
    Assignee: Kawasaki Microelectronics, Inc.
    Inventor: Yoshinori Watanabe
  • Publication number: 20120007755
    Abstract: Various exemplary embodiments of this disclosure provide parallel to serial conversion apparatuses that includes a bit-swapping circuit that generates bit-swapped parallel data by swapping bits of input parallel data, and a parallel to serial conversion circuit that acquires M1 and M2 bits of the bit-swapped parallel data in a first and a second mode, respectively. The parallel to serial conversion circuit generates serial data by arranging the acquired bits of the bit-swapped parallel data in a first specified order in the first mode and in a second specified order in the second mode The bit-swapping circuit swaps the bits of the input parallel data such that the parallel to serial conversion circuit acquires 1st to M1-th and 1st to M2-th bits of the input parallel data in the first and second modes, respectively, and arranges the acquired bits of the input parallel data in the same order.
    Type: Application
    Filed: July 5, 2011
    Publication date: January 12, 2012
    Applicant: KAWASAKI MICROELECTRONICS INC.
    Inventor: Shoichiro KASHIWAKURA
  • Patent number: 8077488
    Abstract: A switching-type power-supply which enables the switching with little power loss and a method of switching the switching-type power-supply are provided. The switching-type power-supply unit includes a transformer with primary, secondary, winding and control windings, a switch which switches supply of a primary current from a dotted terminal to a non-dotted terminal through the primary winding, a rectifying diode connected the secondary winding, a monitoring signal generation circuit with a diode and a resistor, the diode between GND and a dotted terminal of the control winding, the resistor between GND and a non-dotted terminal of the control winding, the monitoring signal generation circuit generating a monitoring signal at the dotted terminal of the control winding, and a control unit with a zero-point detector and a controller. The zero-point detector monitoring the monitoring signal and supplying a detection signal to the controller.
    Type: Grant
    Filed: October 15, 2008
    Date of Patent: December 13, 2011
    Assignee: Kawasaki Microelectronics, Inc.
    Inventor: Ichiro Tamaki
  • Publication number: 20110299397
    Abstract: Various exemplary shaping apparatuses for shaping packets stored in queues are provided. The shaping apparatus includes a token bucket that accumulates tokens with a predetermined rate. When a number of tokens accumulated in the token bucket is equal to or larger than a reference number corresponding to a maximum packet length that the queues may store, the shaping apparatus allows one of the packets stored in the queues to transmit and subtracts a number of tokens corresponding to a length of the packet allowed to be transmitted. Various exemplary communication control apparatuses that incorporate the shaping apparatuses are also provided.
    Type: Application
    Filed: June 2, 2011
    Publication date: December 8, 2011
    Applicant: KAWASAKI MICROELECTRONICS INC.
    Inventor: Rui FUKUCHI
  • Patent number: 8064282
    Abstract: An access area is set within an address space of a dynamic random access memory by arranging two or more complete columns of blocks, in which blocks of memory cells are arranged within an entirety of a specified range of row addresses, along a direction of column addresses. Each of the blocks includes memory cells positioned at a same row address and a specified number of consecutive column addresses. The total number of blocks arranged in the access area is just capable of storing the number of words of the data to be stored. The two or more complete columns of blocks are successively accessed by successively accessing the blocks arranged in each of the columns of blocks. Thereby, a refresh operation of the dynamic random access memory is made unnecessary.
    Type: Grant
    Filed: October 28, 2008
    Date of Patent: November 22, 2011
    Assignee: Kawasaki Microelectronics Inc.
    Inventor: Shinsuke Sato
  • Publication number: 20110255778
    Abstract: Image processing apparatuses and methods of processing color image data that perform overdrive are provided. The apparatuses include a restoration block that restores R-, G-, and B-element values of respective pixels of previous one of successive frames based on Y-element values of the respective pixels of the previous one of the successive frames and the color image data of a current one of the successive frames. The apparatus further includes a correction block that compares the R-, G-, and B-element values of the respective pixels of the previous one of the successive frames that the restoration block restored and R-, G-, and B-element values of corresponding pixels of the current one of the successive frames and generates the corrected color image data.
    Type: Application
    Filed: April 12, 2011
    Publication date: October 20, 2011
    Applicant: KAWASAKI MICROELECTRONICS, INC.
    Inventors: Junji HASHIMOTO, Jun ANDO