Patents Assigned to Macronix International Co., Ltd.
-
Patent number: 11996148Abstract: A memory array is provided and including a plurality of bit lines and a plurality word lines; a plurality of memory cell units, arranged at cross points of the plurality of bit lines and the plurality of word lines; a bit line switch circuit, coupled to the plurality of memory cell units and being operated to select one of the plurality of bit lines; a word line switch circuit, coupled to the plurality of memory cell units and being operated to select one of the plurality of word lines; and a voltage clamper circuit, provided in at least one of the word line switch circuit and the bit line switch circuit.Type: GrantFiled: March 31, 2022Date of Patent: May 28, 2024Assignee: MACRONIX International Co., Ltd.Inventor: Hsin-Yi Ho
-
Publication number: 20240170076Abstract: A memory device, such as a 3D AND flash memory, includes a memory cell block, a word line driver, and a plurality of bit line switches. The word line driver has a plurality of complementary transistor pairs for respectively generating a plurality of word line signals for a plurality of word lines. Substrates of a first transistor and a second transistor of each of the complementary transistor pairs respectively receive a first voltage and a second voltage. Each of the bit line switches includes a third transistor. A substrate of the third transistor receives a third voltage. The first voltage, the second voltage, and the third voltage are constant static voltages during a soft program operation and a soft program verify operation.Type: ApplicationFiled: November 17, 2022Publication date: May 23, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Tzu-Hsuan Hsu, Chen-Huan Chen, Ken-Hui Chen
-
Publication number: 20240170046Abstract: A memory device, such as three dimension AND Flash memory, including a plurality of word line decoding circuit areas, a plurality of common power rails and a plurality of power drivers is provided. The word line decoding circuit areas are arranged in an array, and form a plurality of isolation areas, wherein each of the isolation areas is disposed between two adjacent word line decoding circuit areas. Each of the common power rails is disposed along the isolation areas. The power drivers respectively correspond to the word line decoding circuit areas. Each of the power drivers is disposed between each of the power driving circuit areas and each of the corresponding isolation areas, wherein each of the power drivers is configured to provide a common power to the word line decoding circuit areas.Type: ApplicationFiled: November 17, 2022Publication date: May 23, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Teng-Hao Yeh, Hang-Ting Lue, Chih-Wei Hu
-
Publication number: 20240171384Abstract: A device which can be implemented on a single packaged integrated circuit or a multichip module comprises a plurality of non-volatile memory cells, and logic to use a physical unclonable function to produce a key and to store the key in a set of non-volatile memory cells in the plurality of non-volatile memory cells. The physical unclonable function can use entropy derived from non-volatile memory cells in the plurality of non-volatile memory cells to produce a key. Logic is described to disable changes to data in the set of non-volatile memory cells, and thereby freeze the key after it is stored in the set.Type: ApplicationFiled: November 29, 2023Publication date: May 23, 2024Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung HUNG, Chin-Hung CHANG
-
Patent number: 11991882Abstract: A method for fabricating a memory device includes: providing a substrate; forming a first dielectric layer over the substrate; forming a plurality of conductive layers and a plurality of dielectric layers alternately and horizontally disposed on the substrate; forming a channel column structure on the substrate and in the plurality of conductive layers and the plurality of dielectric layers, where a side wall of the channel column structure is in contact with the plurality of conductive layers; forming a second dielectric layer covering the first dielectric layer; and forming, in the first and second dielectric layers, a conductive column structure adjacent to the channel column structure and in contact with one of the plurality of conductive layers, where the conductive column structure includes a liner insulating layer as a shell layer.Type: GrantFiled: November 16, 2021Date of Patent: May 21, 2024Assignee: MACRONIX International Co., Ltd.Inventors: Yao-An Chung, Yuan-Chieh Chiu, Ting-Feng Liao, Kuang-Wen Liu, Kuang-Chao Chen
-
Patent number: 11990202Abstract: A data recovery method is applied to a memory device which has a target memory cell, a target word line and an adjacent word line adjacent to the target word line. The target word line is connected to a gate of the target memory cell. The adjacent word line is connected to a gate of an adjacent memory cell, and the adjacent memory cell is adjacent to the target memory cell. In the data recovery method, a first program voltage is applied to the target memory cell through the target word line, and a second program voltage is concurrently applied to the adjacent memory cell through the adjacent word line.Type: GrantFiled: October 19, 2022Date of Patent: May 21, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: You-Liang Chou, Wen-Jer Tsai
-
Publication number: 20240162858Abstract: A thermally compensated circuit includes a first adjustable circuit, like an adjustable current source, to produce a first adjustable signal, such a reference current. The circuit includes a second adjustable circuit to produce a second adjustable signal, such as a reference voltage. Circuitry responsive to the first and second adjustable signals produces an output, such as a clock signal. A tunable circuit in the first adjustable circuit and a tunable first element of the second adjustable circuit set an operating characteristic, such as a clock period, of the output to a target level at a first temperature. A tunable second element of the second adjustable circuit sets the operating characteristic of the output signal at the target level at a second temperature. Tuning of the second tunable element at the second temperature does not substantially change the operating characteristic of the output signal at the first temperature.Type: ApplicationFiled: November 14, 2022Publication date: May 16, 2024Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung WU
-
Patent number: 11985822Abstract: A memory device is provided. The memory device includes a stacked structure, a tubular element, a conductive pillar and memory cells. The tubular element includes a dummy channel layer and penetrates the stacked structure. The conductive pillar is enclosed by the tubular element and extending beyond a bottom surface of the dummy channel layer. The memory cells are in the stacked structure and electrically connected to the conductive pillar.Type: GrantFiled: September 2, 2020Date of Patent: May 14, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Teng-Hao Yeh, Chih-Wei Hu, Hang-Ting Lue, Guan-Ru Lee
-
Patent number: 11983124Abstract: Methods, devices, systems, and apparatus including computer-readable mediums for managing error correction coding in memory systems are provided. In one aspect, a memory system includes a system controller configured to communicate with a host device, and a memory device coupled to the system controller. The memory device includes at least one memory and a memory controller coupled to the at least one memory. The memory controller includes an error correction code (ECC) circuit configured to perform error correction coding for data received from at least one of the system controller or the at least one memory.Type: GrantFiled: September 30, 2022Date of Patent: May 14, 2024Assignee: Macronix International Co., Ltd.Inventors: Kuan-Chieh Wang, Shih-Chou Juan
-
Patent number: 11984169Abstract: An integrated circuit includes a memory and peripheral circuits with a temperature sensor used to automatically adjust operating voltages. The temperature sensor includes a first circuit to generate a temperature-dependent voltage (TDV) that is dependent on an operating temperature of the integrated circuit, and a second circuit to generate a plurality of temperature reference voltages, based on or more codes. One or more comparator circuits compare individual ones of the plurality of reference voltages with the TDV, to generate one or more comparison signals that are indicative of the operating temperature of the integrated circuit.Type: GrantFiled: May 2, 2023Date of Patent: May 14, 2024Assignee: Macronix International Co., Ltd.Inventor: Yih-Shan Yang
-
Patent number: 11984166Abstract: A storage device for generating an identity code and an identity code generating method are disclosed. The storage device includes a first storage circuit, a second storage circuit and a reading circuit. The first storage circuit stores a plurality of first data and the first data have a plurality of bits. The second storage circuit stores a plurality of second data and the second data have a plurality of bits. The reading circuit reads the second data from the second storage circuit to form a first sequence, selects a first portion of the first data according to the first sequence, reads the first portion of the first data from the first storage circuit to form a target sequence and outputs the target sequence to serve as an identity code.Type: GrantFiled: July 29, 2021Date of Patent: May 14, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Hsuan Lin, Dai-Ying Lee, Ming-Hsiu Lee
-
Patent number: 11984371Abstract: Systems, methods, circuits, and apparatus including computer-readable mediums for testing bonding pads in multi-die packages, e.g., chiplet systems. In one aspect, a chiplet system includes multiple integrated circuit devices electrically connected together. The integrated circuit devices include an integrated circuit device including: an integrated circuit, a plurality of first type bonding pads electrically connected to the integrated circuit and electrically connected to at least one other of the integrated circuit devices, and one or more second type bonding pads electrically isolated from the at least one other of the integrated circuit devices. At least one of the plurality of first type bonding pads is configured to be electrically connected to a corresponding one of the one or more second type bonding pads.Type: GrantFiled: June 27, 2023Date of Patent: May 14, 2024Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Su-Chueh Lo
-
Publication number: 20240153869Abstract: Memory devices are implemented within a vertical memory structure, comprising a stack of alternating layers of insulator material and word line material, with a series of alternating conductive pillars and insulating pillars disposed through stack. Data storage structures are disposed on inside surfaces of the layers of word line material at cross-points of the insulating pillars and the layers of word line material. Semiconductor channel material is disposed between the insulating pillars and the data storage structures at cross-points of the insulating pillars with the layers of word line material. The semiconductor channel material extends around an outside surface of the insulating pillars, contacting the adjacent conductive pillars on both sides to provide source/drain terminals.Type: ApplicationFiled: January 15, 2024Publication date: May 9, 2024Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun LAI, Hsiang-Lan LUNG
-
Publication number: 20240154607Abstract: Systems, methods, circuits, and apparatus for managing signal transfers in semiconductor devices are provided. In one aspect, an integrated circuit includes: one or more target units each configured to receive a signal and a plurality of inverting units arranged on signal paths to the one or more target units. For each of the one or more target units, one or more corresponding inverting units of the plurality of inverting units are configured to invert the signal multiple times along a corresponding signal path to the target unit to cause a signal width of the inverted signal received by the target unit to be substantially identical to a signal width of the signal.Type: ApplicationFiled: November 9, 2022Publication date: May 9, 2024Applicant: Macronix International Co., Ltd.Inventors: Wei-Yi Cheng, Su-Chueh Lo
-
Publication number: 20240153564Abstract: Systems, methods, circuits, and apparatus for managing multi-block operations in memory devices are provided. In one aspect, a memory device includes a memory cell array including at least two blocks, a bit line coupled to a string of memory cells in each of the at least two blocks respectively, a common source line (CSL) coupled to strings coupled to the bit line in the at least two blocks, and a circuitry configured to perform a multi-block operation in the memory cell array by at least one of: forming a first current path from the bit line through the strings to the CSL coupled to a ground to discharge a capacitor associated with the bit line that is pre-charged, or forming a second current path from the CSL coupled to a supply voltage through the strings to the bit line to charge the capacitor that is pre-discharged.Type: ApplicationFiled: November 7, 2022Publication date: May 9, 2024Applicant: Macronix International Co., Ltd.Inventors: Wei-Han Chen, Chun-Hsiung Hung
-
Publication number: 20240147877Abstract: Vertical 3D cross point memory has memory cells formed at cross points of vertical bit lines and horizontal word lines. The memory cells are formed of two layers, enabling higher density than conventional techniques. One of the layers optionally includes OTS (Ovonic Threshold Switch) material to enable information storage.Type: ApplicationFiled: June 9, 2023Publication date: May 2, 2024Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsiang-Lan LUNG
-
Publication number: 20240136305Abstract: The present disclosure provides a 3D memory device such as a 3D AND flash memory and a method of forming a seal structure. The 3D memory device includes a chip region including a chip array and a seal region including a seal structure. The seal structure includes a ring-shaped stack structure disposed on a substrate and surrounding the chip array and a dummy channel pillar array penetrating through the ring-shaped stack structure and including a first dummy channel pillar group and a second dummy channel pillar group. The first dummy channel pillar group includes first dummy pillars that are arranged in a first direction and a second direction crossing the first direction to surround the chip array. The second dummy channel pillar group includes second dummy pillars that are arranged in the first direction and the second direction to surround the chip array. The first and the second dummy channel pillars are staggered with each other in the first and second directions.Type: ApplicationFiled: October 24, 2022Publication date: April 25, 2024Applicant: MACRONIX International Co., Ltd.Inventors: Cheng-Yu Lee, Teng-Hao Yeh
-
Patent number: 11967378Abstract: The application discloses an analog content addressable memory (CAM) device, an analog CAM cell and a method for data searching and comparing thereof. The CAM cell includes: a first memory cell and a second memory cell coupled to each other, wherein the analog CAM cell stores analog storage data which is corresponding to a match range, the match range is determined based on first and second threshold voltages of the analog CAM cell; an analog search data is converted into first and second analog search voltages; the first and the second memory cells receive the first and the second analog search voltages; and the analog CAM memory cell generates a memory cell current, or the analog CAM memory cell keeps or discharges a match line voltage on a match line coupled to the analog CAM memory cell.Type: GrantFiled: June 2, 2022Date of Patent: April 23, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Po-Hao Tseng
-
Patent number: 11966628Abstract: A memory device, includes a memory array for storing a plurality of vector data each of which has an MSB vector and a LSB vector. The memory array includes a plurality of memory units each of which has a first bit and a second bit. The first bit is used to store the MSB vector of each vector data, the second bit is used to store the LSB vector of each vector data. A bit line corresponding to each vector data executes one time of bit-line-setup, and reads the MSB vector and the LSB vector of each vector data according to the bit line. The threshold voltage distribution of each memory unit is divided into N states, where N is a positive integer and N is less than 2 to the power of 2, and the effective bit number stored by each memory unit is less than 2.Type: GrantFiled: June 2, 2022Date of Patent: April 23, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wei-Chen Wang, Han-Wen Hu, Yung-Chun Li, Huai-Mu Wang, Chien-Chung Ho, Yuan-Hao Chang, Tei-Wei Kuo
-
Patent number: 11968831Abstract: A memory device includes a substrate, a first dielectric structure, a second dielectric structure, a channel structure, a source structure, and a drain structure. The first dielectric structure and the second dielectric structure are disposed on the substrate, and are spaced apart from each other in a first direction. The channel structure interconnects the first dielectric structure and the second dielectric structure. The source structure and the drain structure are on opposite ends of the channel structure, and are respectively embedded in the first dielectric structure and the second dielectric structure, wherein a ratio in length along the first direction of the source structure to the first dielectric structure is between 0.3 and 0.4.Type: GrantFiled: September 14, 2022Date of Patent: April 23, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Be-Shan Tseng