Abstract: Two local buffers are provided between an image processing unit and an image compression and expansion unit for compression into a predetermined format. Write and read control units serve to alternately use the two local buffers. As a result, process flow starting from the image processing unit to generate compressed image data by the image compression and expansion unit requires no main memory, whereby high-speed image processing is allowed with low power consumption.

Abstract: OSD data YD includes a color designating signal As and a color changing signal Ex. When a color register number is designated by the color designating signal As, a color storage unit 41 outputs an appropriate color signal. A Y signal is branched from the outputted color signal and subjected to a modulating process by the color changing signal Ex. The Y changing signal obtained by the modulating process is merged with a Cb signal and a Cr signal so as to form new color signal. The OSD data YD with changed color is subjected to a synthesizing process with image data XD according to the predetermined mixture ratio.

Abstract: First pixel data of a pixel of interest is output from a first shift register, while second and third pixel data of neighboring pixels indicative of the same color are output from second and third shift registers, respectively. Differential data between estimated pixel data calculated from the second and third pixel data and the first pixel data is input to a comparator. A threshold value stored in a register is modulated by the estimated pixel data, and is input to the comparator as modulated threshold data. When the comparator judges that the differential data is greater than the modulated threshold data, a selector outputs the estimated pixel data as corrected pixel data.

Abstract: First pixel data of a pixel of interest is output from a first shift register, while second and third pixel data of neighboring pixels indicative of the same color are output from second and third shift registers, respectively. Differential data between estimated pixel data calculated from the second and third pixel data and the first pixel data is input to a comparator. A threshold value stored in a register is modulated by the estimated pixel data, and is input to the comparator as modulated threshold data. When the comparator judges that the differential data is greater than the modulated threshold data, a selector outputs the estimated pixel data as corrected pixel data.

Abstract: First pixel data of a pixel of interest is output from a first shift register, while second and third pixel data of neighboring pixels indicative of the same color are output from second and third shift registers, respectively. Differential data between estimated pixel data calculated from the second and third pixel data and the first pixel data is input to a comparator. A threshold value stored in a register is modulated by the estimated pixel data, and is input to the comparator as modulated threshold data. When the comparator judges that the differential data is greater than the modulated threshold data, a selector outputs the estimated pixel data as corrected pixel data.

Abstract: First pixel data of a pixel of interest is output from a first shift register, while second and third pixel data of neighboring pixels indicative of the same color are output from second and third shift registers, respectively. Differential data between estimated pixel data calculated from the second and third pixel data and the first pixel data is input to a comparator. A threshold value stored in a register is modulated by the estimated pixel data, and is input to the comparator as modulated threshold data. When the comparator judges that the differential data is greater than the modulated threshold data, a selector outputs the estimated pixel data as corrected pixel data.

Abstract: In image input devices such as digital still cameras, processing is speeded up and power consumption is reduced by arranging in a RPU (23) performing real time processing of a pixel data from a CCD (21), such that only special exceptional image processing not being prepared previously is subjected to a software program processing in a CPU (24) and, in post processing in which a general image processing is carried out, a pixel data temporarily stored in a main memory (29) is inputted again to the RPU (23) and then processed. This enables to sharply speed up processing, and minimize a prolonged processing in the CPU (24) to reduce power consumption, when compared to the case of executing by software problem processing.

Abstract: An SPU (image processor) includes: a plurality of defective pixel correction circuits each for correcting a color component signal associated with a defective pixel of an image sensor in accordance with a control signal; an input control circuit for receiving defect correction data transferred from a memory at a time of input of a plurality of color component signals; and a timing generator for generating the control signal based on the defect correction data. The defective pixel correction circuits correct color component signals associated with one and the same defective pixel in parallel, at the same time in accordance with the control signal.

Abstract: An image conversion device is provided with a first buffer area for storing either one of even field and odd field of inputted dot sequential data and a second buffer area for storing the other thereof. A data transfer control circuit controls in such a manner that, during a period in which one of the two fields is written in the first buffer area, the other field, stored in the second buffer area, is read out in a color field sequential format, and during a period in which the other field is written in the second buffer area, the other field, stored in the first buffer area, is read out in a color field sequential format. A pixel interpolating circuit carries out an insertion-interpolating process on the field read out from the image storing unit, and outputs the resulting data. Thus, it becomes possible to prevent color breaking at the time of displaying motion images on a color field sequential type display by using a buffer area having a capacity of one frame.

Abstract: The present invention relates to an interpolation method and a filtering method which utilize a correlation between pixel signals, and it is an object of the present invention to provide a sharp and high-quality image even if an error occurs in correlation degree judgment. To accomplish the above-mentioned object, an imaging device 10 is of a single-chip type, and includes a RGB Bayer pattern color filter 11, and an image is processed in a manner to be described below. Pixel signals outputted from the imaging device 10 are inputted through a signal processing part 20 to an image processing part 30. A correlation judgment part 31 judges a correlation between the pixel signals, and an interpolation processing part 32 performs a pixel interpolation process based on a correlation result. Thus, each pixel signal becomes a perfect signal having all R, G and B color components.

Abstract: In image input devices such as digital still cameras, processing is speeded up and power consumption is reduced by arranging in a RPU (23) performing real time processing of a pixel data from a CCD (21), such that only special exceptional image processing not being prepared previously is subjected to a software program processing in a CPU (24) and, in post processing in which a general image processing is carried out, a pixel data temporarily stored in a main memory (29) is inputted again to the RPU (23) and then processed. This enables to sharply speed up processing, and minimize a prolonged processing in the CPU (24) to reduce power consumption, when compared to the case of executing by software problem processing.

Abstract: A CPU performs a control for photographing a main subject in absence of auxiliary light, whereby an image signal is outputted from an analogue signal processing section. Next, the CPU performs a control for photographing the main subject in presence of the auxiliary light, whereby an image signal is outputted from the analogue signal processing section. An AF area extracting section extracts image signals in an AF area from the image signals. A differential signal calculating section outputs a differential signal between the extracted image signal, and a distance measuring section compares magnitudes of that differential signal and a reference value in a distance data base to calculate distance information based on the comparison result. An AF control section executes AF control of mountain climbing system with the use of the distance information.

Abstract: A hybrid pixel interpolating apparatus (1) has a function of converting raw image data (D1) having one color component for each pixel into pixel interpolated data in which each pixel has a plurality of color components. This hybrid pixel interpolating apparatus (1) includes: a register (2) for holding pixel data in a predetermined pixel region in the raw image data (D1) to be inputted; a plurality of pixel interpolating parts (41, 42, . . . , 4n?1, 4n (n: integer not less than 2)) for sampling pixel data (D2) inputted from the register (2) to execute a pixel interpolating process; and a mixing coefficient calculating part (3) for calculating mixing coefficients (?1, ?2, . . . , ?n), and also includes a mixing part (5) for fetching and mixing interpolated data (DI1, DI2, . . . , DIn) outputted from the respective pixel interpolating parts (41 to 4n) to output the resultant.

Abstract: The present invention provides an AF evaluation value calculating device in which speed of AF control does not deteriorate even when a number of AF areas are set. The AF evaluation value calculating device for calculating an AF evaluation value used for AF (auto-focus) control of a digital camera, includes: at least one AF evaluation value calculating unit 13 for calculating an AF evaluation value in each of a plurality of AF areas which are set in an image area of image data supplied; and a data transmitter (17a and ch0) for transmitting the AF evaluation value calculated by the AF evaluation value calculator 13 into a predetermined memory by DMA (Direct Memory Access).

Abstract: In image input devices such as digital still cameras, processing is speeded up and power consumption is reduced by arranging in a RPU (23) performing real time processing of a pixel data from a CCD (21), such that only special exceptional image processing not being prepared previously is subjected to a software program processing in a CPU (24) and, in post processing in which a general image processing is carried out, a pixel data temporarily stored in a main memory (29) is inputted again to the RPU (23) and then processed. This enables to sharply speed up processing, and minimize a prolonged processing in the CPU (24) to reduce power consumption, when compared to the case of executing by software problem processing.

Abstract: It is an object of the present invention to prevent an image distortion from occurring by using a line memory of small memory capacity. For example, an image is decomposed into strip regions 12, and each strip region 12 is filtered together with certain excess data 14 from a neighboring strip region 12 to prevent an image distortion from occurring at the boundary between the strip regions 12 while executing band decomposition on the strip region 12 which is smaller in size than the entire image with a smaller line memory. In the band decomposition, a line memory which supports band decomposition of, for example, 3 decomposition levels is repeatedly and recursively used, whereby band decomposition of deeper decomposition levels is executed without any problems. In this manner, line-based wavelet transform for deeper decomposition levels is executed with a small line memory. Also reverse wavelet transform is executed in the similar manner.

Abstract: In image input devices such as digital still cameras, processing is speeded up and power consumption is reduced by arranging in a RPU (23) performing real time processing of a pixel data from a CCD (21), such that only special exceptional image processing not being prepared previously is subjected to a software program processing in a CPU (24) and, in post processing in which a general image processing is carried out, a pixel data temporarily stored in a main memory (29) is inputted again to the RPU (23) and then processed. This enables to sharply speed up processing, and minimize a prolonged processing in the CPU (24) to reduce power consumption, when compared to the case of executing by software problem processing.

Abstract: A pixel clock is switched to a high speed for reading culled pixel data from a CCD or switched to a low speed for reading all pixels from the CCD when picking up an image of an object, so that a main memory stores a first field initially read from the CCD and an RPU reads the first field from the main memory in synchronization with reading of a subsequent second field for executing a series of image processing in real time. The main memory stores the processed data. A CPU reads the processed data from the main memory, compresses the processed data and thereafter stores the same in a storage medium. Thus provided is an image processing circuit capable of increasing a frame rate for finder display and efficiently executing image processing at a high speed.

Abstract: A signal processing circuit is provided which can perform high-speed image rotation, reflection, and the like, by such a configuration that an image input apparatus, e.g., a digital still camera, has a coprocessor connected to a CPU; the coprocessor has register groups (RG1 to RG4) which are electrically connected one another, each register group having registers (R1 to R4) of 32 bits length; and the registers (R1 to R4) store a one-byte image data in the zero-th to third bytes, respectively. When an image data read from the CPU to the register group (RG3) is transferred to the register group (RG1) through the register group (RG2), the image can be rotated 90 degrees counterclockwise. Also, other processing such as a clockwise 90 degrees rotation, symmetrical reflection in horizontal direction, etc. can be conducted at a high speed, without converting the data length of an image data.

Abstract: To enable a brightness histogram operation without requiring a special-purpose integration circuit and memory. An image processing apparatus is provided with a gamma correction processing part. The gamma correction processing part 6 includes a LUT operation circuit 10 having a LUT memory 11 for gamma correction, a simplified gamma correction circuit 12, selectors 14 and 15, and a register 13. When the gamma correction processing part 6 is used exclusively for gamma correction, the CPU 3 makes the register 13 hold aw control signal of L level to thereby cause the selectors 14 and 15 to select “0” terminals. The LUT memory 11 selects and outputs a gamma correction value (LUT conversion value) while referring to input pixel data as address data. On the other hand, when the gamma correction processing part 6 is used for brightness histogram operation, the CPU 3 makes the register 13 hold a control signal of H level to thereby cause the selectors 14 and 15 to select “1” terminals.