Patents Assigned to MICROCHIP TECHNOLOGIES INCORPORATED
  • Patent number: 11956101
    Abstract: A network-synchronization device may include a match filter. The match filter may be configured to generate events for synchronizing operation of elements of a network at least partially responsive to timing frames generated at a network switch. The events for synchronizing operation of the elements may include a first event generated at least partially responsive to first information associated with a first element and a second event generated at least partially responsive to second information associated with a second element. Related systems and methods are also disclosed.
    Type: Grant
    Filed: May 20, 2021
    Date of Patent: April 9, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Lars Ellegaard
  • Patent number: 11949377
    Abstract: An device having an oscillator circuit modifiable between a first operating mode and a second operating mode, wherein the first operating mode has a first frequency accuracy and a first power consumption, wherein the second operating mode has a second frequency accuracy and a second power consumption, wherein the second frequency accuracy is more accurate than the first frequency accuracy and the second power consumption is higher than the first power consumption, and a control circuit in communication with the oscillator circuit to modify the operating mode of the oscillator circuit.
    Type: Grant
    Filed: November 15, 2022
    Date of Patent: April 2, 2024
    Assignee: Microchip Technology Incorporated
    Inventors: Andrew Bottomley, David Simmonds
  • Patent number: 11949335
    Abstract: Apparatuses and methods related to a converter are disclosed. An apparatus includes a converter and a controller. The converter converts an input voltage potential to an output voltage potential. The input voltage potential and the output voltage potential include direct current (DC) voltage potentials. The controller generates pulse width modulation (PWM) signals responsive to a duty cycle control signal, controls the converter via the PWM signals in a buck mode when the duty cycle control signal is less than a predetermined maximum buck value, and controls the converter via the PWM signals in a cascaded buck-boost mode (CBB mode) when the duty cycle control signal is greater than the predetermined maximum buck value. A duty cycle of at least a portion of the PWM signals transitions linearly with the duty cycle control signal from the buck mode to the CBB mode.
    Type: Grant
    Filed: January 28, 2022
    Date of Patent: April 2, 2024
    Assignee: Microchip Technology Incorporated
    Inventors: Santosh Bhandarkar, Alex Dumais
  • Patent number: 11934609
    Abstract: One or more embodiments relate to a multi-bias mode current conveyor. Such a current conveyor may include an input terminal, a reference terminal, an output terminal, a first and second cascoded current mirrors, and a biasing circuit. The first cascoded current mirror and a second cascoded current mirror may be arranged as a current conveyor that is configured to provide an output current that a mirror of an input current. The biasing circuit may be configured to provide a bias voltage selectively exhibiting a first voltage level or a second voltage level. The bias voltage may be provided at least partially responsive to a state of the input current. The biasing circuit may be arranged to apply the bias voltage to at least one of the first cascoded current mirror or the second cascoded current mirror.
    Type: Grant
    Filed: March 24, 2021
    Date of Patent: March 19, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Lei Zou
  • Patent number: 11936496
    Abstract: A controller area network (CAN) transmitter includes an output stage circuit including a CANH port and a CANL port, and an input stage circuit configured to receive an input signal. The input signal is configured to indicate whether the output stage circuit is to provide dominant or recessive states. The CAN transmitter includes a cascode circuit configured to provide output signals on the output stage circuit to provide dominant or recessive states based on the input signal. The CAN transmitter includes a switch circuit configured to, based upon the input signal, switch the cascode circuit on and off.
    Type: Grant
    Filed: December 13, 2021
    Date of Patent: March 19, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Burkhard Gehring
  • Patent number: 11937434
    Abstract: Ferroelectric random access memory (FRAM) capacitors and methods of forming FRAM capacitors are provided. An FRAM capacitor may be formed between adjacent metal interconnect layers or between a silicided active layer (e.g., including MOSFET devices) and a first metal interconnect layer. The FRAM capacitor may be formed by a damascene process including forming a tub opening in a dielectric region, forming a cup-shaped bottom electrode, forming a cup-shaped ferroelectric element in an interior opening defined by the cup-shaped bottom electrode, and forming a top electrode in an interior opening defined by the cup-shaped ferroelectric element. The FRAM capacitor may form a component of an FRAM memory cell. For example, an FRAM memory cell may include one FRAM capacitor and one transistor (1T1C configuration) or two FRAM capacitors and two transistor (2T2C configuration).
    Type: Grant
    Filed: June 27, 2023
    Date of Patent: March 19, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Yaojian Leng
  • Patent number: 11936768
    Abstract: An obfuscation process is described for obfuscating a cryptographic parameter of cryptographic operations such as calculations used in elliptical curve cryptography and elliptical curve point multiplication. Such obfuscation processes may be used for obfuscating device characteristics that might otherwise disclose information about the cryptographic parameter, cryptographic operations or cryptographic operations more generally, such as information sometimes gleaned from side channel attacks and lattice attacks.
    Type: Grant
    Filed: October 30, 2020
    Date of Patent: March 19, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Huiming Chen
  • Patent number: 11935824
    Abstract: An integrated circuit package module includes an integrated circuit package device including a contact element, and a bonding system formed on the integrated circuit package device. The bonding system includes a bonding system substrate and a bonding element formed in the bonding system substrate and conductively coupled to the contact element of the integrated circuit package device. The bonding element includes (a) a conduction component conductively connected to the contact element, the conduction component formed from a first metal having a first melting point, and (b) a bonding component formed from a second metal having a second melting point lower than the first melting point of the first metal.
    Type: Grant
    Filed: February 7, 2022
    Date of Patent: March 19, 2024
    Assignee: Microchip Technology Incorporated
    Inventors: Justin Sato, Bomy Chen, Yaojian Leng, Julius Kovats
  • Publication number: 20240088893
    Abstract: A device includes a PWM circuit to generate a complementary PWM signal comprised of a positive polarity PWM signal and a negative polarity PWM signal. The positive polarity signal may drive a high-side switch. A trigger multiplexer may take as input the negative polarity PWM signal and may force an output based on a predetermined condition, the predetermined condition including but not limited to the maximum on-time of a low-side switch. The output of the trigger multiplexer may drive a low-side switch. The high-side switch and the low-side switch may drive a load.
    Type: Application
    Filed: September 8, 2023
    Publication date: March 14, 2024
    Applicant: Microchip Technology Incorporated
    Inventors: Andreas Reiter, Yong Yuenyongsgool, Stephen Bowling, Tim Phoenix, Alex Dumais, Justin Oshea
  • Publication number: 20240089021
    Abstract: A system for network data transactions, the system including an ingress port to receive data frames and timestamp received data frames, a frame analyzer to forward the data frames to a processor, the processor to extract timing information from the data frames and update the data frames based on updated timing calculations and output updated data frames via one or more egress ports. Data frames are timestamped at ingress and egress ports, and egress timestamps are saved in a timestamp memory. The system reduces overall network delays by using dedicated hardware and stored timestamp information.
    Type: Application
    Filed: January 18, 2023
    Publication date: March 14, 2024
    Applicant: Microchip Technology Incorporated
    Inventor: Thomas Joergensen
  • Publication number: 20240088201
    Abstract: An integrated resistor includes a resistor tub, a resistive element, and a dielectric liner. The resistor tub is formed from a conformal metal, and includes a laterally-extending tub base and vertically-extending tub sidewalls extending upwardly from the laterally-extending tub base, wherein the laterally-extending tub base and vertically-extending tub sidewalls define in a resistor tub interior opening. The dielectric liner is formed in the resistor tub interior opening. The resistive element is formed over the dielectric liner in the resistor tub interior opening, and includes a pair of resistor heads connected by a laterally-extending resistor body. The dielectric liner electrically insulates the resistive element from the resistor tub.
    Type: Application
    Filed: November 16, 2022
    Publication date: March 14, 2024
    Applicant: Microchip Technology Incorporated
    Inventor: Yaojian Leng
  • Publication number: 20240087348
    Abstract: Teachings of the present disclosure include systems and/or methods for encoding digital data into a handwritten sample. An example method includes: accessing a predetermined vibration pattern stored in a memory corresponding to defined data; and vibrating a stylus based on the predetermined vibration pattern during creation of the handwritten sample to encode the defined data into the handwriting sample.
    Type: Application
    Filed: May 19, 2023
    Publication date: March 14, 2024
    Applicant: Microchip Technology Incorporated
    Inventor: Valentin Stoia
  • Publication number: 20240089202
    Abstract: A device for control of network traffic may include a plurality of edge interface circuit and internal interface circuits each coupled to one or more network components. The device may prepend frame identification information to received data frames and remove duplicate data frames when identification information is detected multiple times. The device may store frame identification information in a non-transitory memory device and perform a lookup operation to identify duplicate data frames and eliminate loops in the network.
    Type: Application
    Filed: June 19, 2023
    Publication date: March 14, 2024
    Applicant: Microchip Technology Incorporated
    Inventor: Kristian Ehlers
  • Publication number: 20240087886
    Abstract: A method of forming a partially silicided element is provided. A silicided structure including a silicide layer on a base structure is formed. A dielectric region is formed over the silicided structure. The dielectric region is etched to form a contact opening exposing a first area of the silicide layer and a tub opening exposing a second area of the silicide layer. A conformal metal is deposited to (a) fill the contact opening to define a contact and (b) form a cup-shaped metal structure in the tub opening. Another etch is performed to remove the cup-shaped metal structure in the tub opening, to remove the underlying silicide layer second area and to expose an underlying area of the base structure, wherein the silicide layer first area remains intact. The base structure with the intact silicide layer first area and removed silicide layer second area defines the partially silicided element.
    Type: Application
    Filed: November 29, 2022
    Publication date: March 14, 2024
    Applicant: Microchip Technology Incorporated
    Inventor: Yaojian Leng
  • Patent number: 11929604
    Abstract: One or more examples relate, generally, to a programmable voltage lockout circuit provided at an electronic device. Such a programmable voltage lockout circuit asserts a lockout of the electronic device at least partially responsive to a user-programmed threshold and a supply voltage of the electronic device. One or more examples relate, generally, to configuring a programmable voltage lockout circuit utilizing a user-programmed threshold.
    Type: Grant
    Filed: July 20, 2021
    Date of Patent: March 12, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Daniel Harfert
  • Patent number: 11928022
    Abstract: A UART includes a transmission register, a receive register, a virtual remappable pin, a parity error check circuit to evaluate contents of the receive register for a parity error, and control logic to determine contents of the transmission register. The contents include underlying data and a parity bit based thereupon. The control logic is to route the contents through the first virtual remappable pin to the receive register. The control logic is to, before reception of the entire contents at the receive register, cause modified contents to be provided to the receive register. The modified contents are to cause a parity error. The modified contents are to include different underlying data or a different parity bit than the contents of the transmission register. The control logic is to determine whether the parity error check circuit detected the parity error.
    Type: Grant
    Filed: May 26, 2022
    Date of Patent: March 12, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Avinash Halageri
  • Publication number: 20240079955
    Abstract: A switched-capacitor DC-DC converter circuit may convert an input voltage into a desired output voltage level. A comparator may compare a desired voltage level to a divided version of the output voltage. A fully digital control circuit comprising a frequency divider circuit, a counter circuit, a digital control logic circuit and a gain selection circuit may generate a gain value, and a phase generator may convert the gain value into clock phase signals and control settings to control a switch array to select capacitors to produce a desired output voltage.
    Type: Application
    Filed: September 1, 2023
    Publication date: March 7, 2024
    Applicant: Microchip Technology Incorporated
    Inventors: Ajay Kumar, Paul Walker, Ibiyemi Omole, Daniel Meacham, Arvind Madan, Santosh Patel
  • Patent number: 11924312
    Abstract: An EtherCAT device includes a communications circuit and a wakeup circuit. The wakeup circuit is configured to determine a condition in which to send data to an EtherCAT master node. The wakeup circuit, based on such a condition, is configured to generate a wakeup packet. The communications circuit may be configured to receive an EtherCAT frame originating from the EtherCAT master node. The communications circuit may be configured to populate the EtherCAT frame with the data to be sent to the EtherCAT master node. The communications circuit may be configured to send the EtherCAT frame to the EtherCAT master device.
    Type: Grant
    Filed: September 24, 2020
    Date of Patent: March 5, 2024
    Assignee: Microchip Technology Incorporated
    Inventors: William Mahany, Ian Saturley, Lakshmi Narasimhan, Riyas Kattukandan, Ramya Kuppusamy, Robert Zakowicz
  • Patent number: 11916582
    Abstract: Systems and methods of determining a noise-robust acquisition configuration for a sensor or communication system are disclosed. An exemplary method comprises a noise scan with: obtaining a sensor receive signal from the sensor system; determining a digital receive signal from the sensor receive signal by A/D conversion of the sensor receive signal at a predefined noise scan frequency; determining a plurality of decimated digital receive signals by integer decimation of the digital receive signal using two or more decimation rates that differ from each other, wherein each of the two or more decimation rates is associated with a respective candidate acquisition configuration; determining one or more noise measures for multiple of the candidate acquisition configurations using one or more of the plurality of decimated digital receive signals; and using the one or more noise measures, determining the acquisition configuration for operation of the sensor system from the candidate acquisition configurations.
    Type: Grant
    Filed: March 11, 2021
    Date of Patent: February 27, 2024
    Assignee: Microchip Technology Incorporated
    Inventor: Axel Heim
  • Patent number: 11913989
    Abstract: A burn-in board for burn-in testing of semiconductor devices includes a strip socket mounted to a PCB. The strip socket includes a socket base configured to receive a device strip including an array of semiconductor devices, and a socket lid including at least one heating block. The socket lid is movable moved between (a) an open position allowing the device strip to be mounted on the socket base and (b) a closed position in which the socket lid including the heating block(s) is closed down on the mounted device strip. The strip socket includes conductive contacts configured to contact individual semiconductor devices on the device strip to allow selective monitoring of individual semiconductor devices during a burn-in test process. The burn-in board may also include heating control circuitry to control the heating block(s) during the burn-in test process.
    Type: Grant
    Filed: February 12, 2021
    Date of Patent: February 27, 2024
    Assignee: Microchip Technology Incorporated
    Inventors: Joseph Rascon, Aaron Moreno, Alberto Aguilera