Patents Assigned to NetLogic Microsystems, Inc.
  • Patent number: 7412561
    Abstract: An apparatus and method of transposing one or more bits in input data relative to other bits of the input data to form a compound for searching in a content addressable memory. The comparand may have one or more bits rearranged from their order appearing in the input data such that one or more bits from a first segment of the input data are replaced with, or substituted by, one or more bits from a second segment of the input data.
    Type: Grant
    Filed: March 15, 2004
    Date of Patent: August 12, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Dimitri C. Argyres, Varadarajan Srinivasan
  • Patent number: 7403407
    Abstract: A magnitude comparator circuit can include a bitwise comparison section that includes two passgates for each bit of two values that are compared to one another. The passgates can be enabled according to corresponding bit values of the two values.
    Type: Grant
    Filed: October 8, 2002
    Date of Patent: July 22, 2008
    Assignee: Netlogic Microsystems, Inc.
    Inventor: Sanjay M. Wanzakhade
  • Patent number: 7401180
    Abstract: According to one embodiment, a content addressable memory (CAM) device (100) may include a number of segments (102 or 104). Search target compare circuits (110 and 112) can compare a target value TARGET to programmable information values (PIV0 and PIV1) associated with a particular segment (102 and 104). If a search target value TARGET matches a programmable information value (PIV0 and PIV1), search operations may be performed in a segment (102 or 104). If a search target value TARGET does not match a programmable information value, (PIV0 and PIV1), search operations may be prevented within a segment (102 or 104).
    Type: Grant
    Filed: October 4, 2002
    Date of Patent: July 15, 2008
    Assignee: Netlogic Microsystems, Inc.
    Inventors: David V. James, Jagadeesan Rajamanickam
  • Patent number: 7392349
    Abstract: A method of controlling a content addressable memory (CAM) device. A data structure is generated that specifies (i) a prioritized set of rules and (ii) storage locations within the CAM device for one or more match clauses of each of the rules. A new rule having a specified priority is recorded in the data structure. Candidate storage locations within the CAM device are identified within the CAM device for the match clauses of each of the rules having a lower priority than the new rule. The candidate storage locations are compared with the storage locations specified by the data structure. Each match clause for which the candidate storage location does not match the specified storage location is stored in the CAM device.
    Type: Grant
    Filed: January 26, 2005
    Date of Patent: June 24, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Harish Mathur, Sanjay Sreenath
  • Patent number: 7391200
    Abstract: An integrated circuit device for delivering power to a load includes a P-MOS power transistor, an N-MOS bypass transistor and a gate driver circuit. The P-MOS power transistor is coupled between a supply voltage node and a power output node of the integrated circuit device, and the N-MOS bypass transistor is coupled between the power output node and a reference node of the integrated circuit device. The gate driver circuit responds to a pulse-width-modulated (PWM) control signal by outputting an active-low drive-enable signal to a gate terminal of the P-MOS power transistor and an active-high bypass-enable signal to a gate terminal of the N-MOS bypass transistor during respective, non-overlapping intervals.
    Type: Grant
    Filed: February 2, 2007
    Date of Patent: June 24, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Sandeep Khanna, Varadarajan Srinivasan
  • Patent number: 7389377
    Abstract: An integrated circuit device for processing an access control list. The integrated circuit device includes a first content addressable memory (CAM) including a plurality of CAM blocks to generate respective match indices, each match index indicating a storage location within the corresponding CAM block of an entry that matches a search key. The integrated circuit device further includes a plurality of memory arrays to receive the match indices from the CAM blocks and to output respective lookup values from storage locations indicated by the match indices, each lookup value including information that indicates an action to be taken with respect to a packet used to obtain the search key and information that indicates a priority of the action relative to actions indicated by information in others of the lookup values.
    Type: Grant
    Filed: June 22, 2006
    Date of Patent: June 17, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventor: Pankaj Gupta
  • Patent number: 7382637
    Abstract: A content addressable memory device including a memory to store a searchable database, a search circuit, and a first-in-first-out storage circuit. The search circuit generates a plurality of address values that correspond to unoccupied storage locations within the memory, and the plurality of address values are queued within the first-in-first-out storage circuit to enable the address values to be read in succession by an external device.
    Type: Grant
    Filed: December 24, 2004
    Date of Patent: June 3, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Sunder R. Rathnavelu, David W. Ng, Jose P. Pereira
  • Patent number: 7379352
    Abstract: A search engine system (100) is disclosed that can include at least one content addressable memory (CAM) device (102) arranged in a cascade configuration with at least one memory device (104), such as a static random access memory (SRAM). A CAM device (102) and memory device (104) may be connected to one another by point-to-point unidirectional connections. Command data issued by a device, such as a network processing unit (NPU) (110), can flow through all devices beginning with a CAM device (102) and eventually to a memory device (104). A memory device (104) can compare its own current result data with that of a previous device in a flow (such as another RAM device), and generate an output response.
    Type: Grant
    Filed: April 11, 2005
    Date of Patent: May 27, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: David V. James, Jagadeesan Rajamanickam
  • Patent number: 7366830
    Abstract: A method and circuit to implement a match against range rule functionality. A first rule entry and a second rule entry are stored. The first rule entry includes at least two consecutive identical bits. The first rule entry represents a numerical range. A first field of a binary key is compared with the first rule entry to determine whether any of the bits of the first field are not identical. A logical result of the comparison between the first field and the first rule entry is inverted to generate a first comparison result. A second field of the binary key is compared with a second rule entry to generate a second comparison result. The first comparison result is then logically ANDed with the second comparison result to determine whether the binary key falls within the numerical range represented by the first rule entry and matches the second rule entry.
    Type: Grant
    Filed: September 1, 2005
    Date of Patent: April 29, 2008
    Assignee: Netlogic Microsystems, Inc.
    Inventor: Dinesh Maheshwari
  • Patent number: 7362602
    Abstract: A sense amplifier circuit can be coupled to a match line for receiving a match line voltage and to a low potential line for receiving a low potential voltage from a memory array. The sense amplifier circuit can include a charging circuit coupled between a power supply voltage and the match line voltage that comprises no p-channel transistors. A discharging circuit can be coupled between the low potential voltage and a ground supply voltage. An n-channel sensing device can coupled to detect a potential difference between the match line voltage and the low potential voltage.
    Type: Grant
    Filed: August 8, 2006
    Date of Patent: April 22, 2008
    Assignee: Netlogic Microsystems, Inc.
    Inventors: Anita X. Meng, Hariom Rai
  • Patent number: 7349332
    Abstract: A traffic management processor for processing different types of traffic flows includes a departure time calculator (DTC) circuit for calculating a departure time for each packet received, a content addressable memory (CAM) device coupled to the DTC circuit and having a plurality of rows, each row including a first portion for storing the departure time for a corresponding packet and including a second portion for storing a bit indicating a traffic type for the packet, and compare logic coupled to the CAM device and configured to determine which of the departure times stored in the CAM device is the earliest.
    Type: Grant
    Filed: July 2, 2003
    Date of Patent: March 25, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Varadarajan Srinivasan, Sandeep Khanna
  • Patent number: 7346000
    Abstract: A traffic management processor that selectively throttles individual traffic flows or particular traffic types specified in a throttle control instruction, which may also cause the traffic management processor to throttle all network traffic.
    Type: Grant
    Filed: July 2, 2003
    Date of Patent: March 18, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Varadarajan Srinivasan, Sandeep Khanna
  • Patent number: 7342886
    Abstract: A traffic management processor for managing a number of traffic flows each including one or more packets includes a content address memory (CAM) device having a plurality of rows, each row storing a flow identification (ID) for a corresponding packet, the flow ID indicating to which traffic flow the packet belongs, a departure time table for storing departure times for the packets, and compare logic for comparing the departure times with each other to determine which departure time is the earliest.
    Type: Grant
    Filed: July 2, 2003
    Date of Patent: March 11, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Varadarajan Srinivasan, Sandeep Khanna
  • Patent number: 7339810
    Abstract: A search engine system (100) can include a key multiplexer (104) and logic circuit (108). A key from a previous operation can be received by logic circuit (108) and altered to generate an idle key. In a non-search operation, the idle key can be applied to a CAM section to draw current as in a normal search operation. Logic circuit (108) can ensure that an idle key value is always different than a previously applied key value.
    Type: Grant
    Filed: March 24, 2005
    Date of Patent: March 4, 2008
    Assignee: Netlogic Microsystems, Inc.
    Inventor: Scott Smith
  • Patent number: 7337267
    Abstract: A hierarchical programmable-priority content addressable memory (CAM) system including first, second and third CAM devices. The first CAM device has a first priority number output and a first enable input. The second CAM device has a priority number input and an enable output coupled to the priority number output and the first enable input, respectively, of the first CAM device. The second CAM device also has a priority number output and an enable input. The third CAM device has a priority number input and an enable output coupled to the priority number output and the enable input, respectively, of the second CAM device.
    Type: Grant
    Filed: February 10, 2004
    Date of Patent: February 26, 2008
    Assignee: NetLogic Microsystems, Inc
    Inventors: Jose P. Pereira, Sunder R. Raj, David Ng
  • Patent number: 7323916
    Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.
    Type: Grant
    Filed: December 29, 2005
    Date of Patent: January 29, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Nikhil Acharya, Dean Liu
  • Patent number: 7324362
    Abstract: A CAM cell (200) can include a compare section (206) and a configuration section (208). In a binary mode of operation, two compare data values can be driven on value lines VL1 to VL4 (216-0 to 216-3) for comparison against two stored data values. In a ternary mode of operation, one compare data value can driven on two of the value lines, while the other two value lines can be forced to a potential unrelated to a compare data value allowing for dynamic configuration between binary and ternary modes of operation.
    Type: Grant
    Filed: March 1, 2006
    Date of Patent: January 29, 2008
    Assignee: Netlogic Microsystems Inc.
    Inventor: Dinesh Maheshwari
  • Patent number: 7325091
    Abstract: A CAM device having a plurality of CAM blocks includes circuitry to disable one or more defective CAM blocks, and to selectively translate address space in the disabled CAM blocks to the remaining enabled CAM blocks. In one embodiment, each CAM block is coupled to a corresponding block select circuit and to an address translation circuit. Each block select circuit provides a select signal to a corresponding CAM block to selectively enable or disable the CAM block. The address translation circuit includes logic that translates address space from disabled (e.g., defective) CAM blocks to enabled (e.g., non-defective) CAM blocks. During read and write operations, an address to access a row in a first of the CAM blocks is received into the address translation logic. If the first CAM block is disabled, the address translation logic translates the address to access a row in a second of the CAM blocks.
    Type: Grant
    Filed: May 26, 2004
    Date of Patent: January 29, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventor: Jose Pio Pereira
  • Patent number: 7319602
    Abstract: A content addressable memory (CAM) device having CAM cells arranged in rows and columns. A plurality of first data line pairs extend along respective columns of the CAM cells. A plurality of second data line pairs extend along respective columns of the CAM array adjacent the first data line pairs, each second data line pair having a first and second constituent data lines that cross one another at a point along their lengths.
    Type: Grant
    Filed: July 1, 2004
    Date of Patent: January 15, 2008
    Assignee: NetLogic Microsystems, Inc
    Inventors: Varadarajan Srinivasan, Sandeep Khanna
  • Patent number: 7317628
    Abstract: A sense amplifier circuit with faster sensing speed and improved insensitivities to fabrication process variations (i.e., eliminated functional failures) is provided herein. According to one embodiment, the sense amplifier circuit associated with a row of memory cells within a memory device may include a charging portion, which is coupled for receiving a reference voltage that is supplied to at least one additional sense amplifier circuit within the memory device. The reference voltage is provided by a current reference generator, which is coupled to the sense amplifier circuit(s) for detecting: (i) a maximum amount of current that can pass through one compare stack within the memory cell array, or (ii) a difference between the maximum amount of current and the current contribution of an n-channel current source within the sense amplifier circuit. A memory device and method of operating one embodiment of the improved sense amplifier circuit are also provided herein.
    Type: Grant
    Filed: October 24, 2005
    Date of Patent: January 8, 2008
    Assignee: NetLogic Microsystems, Inc.
    Inventor: Anita X. Meng