Abstract: Methods of forming semiconductor devices include providing a substrate including a layer of semiconductor material on a layer of electrically insulating material. A first metallization layer is formed over a first side of the layer of semiconductor material. Through wafer interconnects are formed at least partially through the substrate. A second metallization layer is formed over a second side of the layer of semiconductor material opposite the first side thereof. An electrical pathway is provided that extends through the first metallization layer, the substrate, and the second metallization layer between a first processed semiconductor structure carried by the substrate on the first side of the layer of semiconductor material and a second processed semiconductor structure carried by the substrate on the first side of the layer of semiconductor material. Semiconductor structures are fabricated using such methods.
Type:
Application
Filed:
March 31, 2011
Publication date:
October 4, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: Methods of bonding together semiconductor structures include annealing a first metal feature on a first semiconductor structure, bonding the first metal feature to a second metal feature of a second semiconductor structure to form a bonded metal structure that comprises the first metal feature and the second metal feature, and annealing the bonded metal structure. Annealing the first metal feature may comprise subjecting the first metal feature to a pre-bonding thermal budget, and annealing the bonded metal structure may comprise subjecting the bonded metal structure to a post-bonding thermal budget that is less than the pre-bonding thermal budget. Bonded semiconductor structures are fabricated using such methods.
Type:
Application
Filed:
March 31, 2011
Publication date:
October 4, 2012
Applicants:
COMMISSARIAT A L`ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, S.O.I. TEC SILICON ON INSULATOR TECHNOLOGIES
Inventors:
Mariam Sadaka, Ionut Radu, Didier Landru, Lea Di Cioccio
Abstract: Methods of bonding together semiconductor structures include annealing metal of a feature on a semiconductor structure prior to directly bonding the feature to a metal feature of another semiconductor structure to form a bonded metal structure, and annealing the bonded metal structure after the bonding process. The thermal budget of the first annealing process may be at least as high as a thermal budget of a later annealing process. Additional methods involve forming a void in a metal feature, and annealing the metal feature to expand the metal of the feature into the void. Bonded semiconductor structures and intermediate structures are formed using such methods.
Type:
Application
Filed:
March 31, 2011
Publication date:
October 4, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: Methods of forming bonded semiconductor structures include providing a first semiconductor structure including a device structure, bonding a second semiconductor structure to the first semiconductor structure below about 400° C., forming a through wafer interconnect through the second semiconductor structure and into the first semiconductor structure, and bonding a third semiconductor structure to the second semiconductor structure on a side thereof opposite the first semiconductor structure. In additional embodiments, a first semiconductor structure is provided. Ions are implanted into a second semiconductor structure. The second semiconductor structure is bonded to the first semiconductor structure.
Type:
Application
Filed:
March 31, 2011
Publication date:
October 4, 2012
Applicant:
S.O.I.TEC Silicon on Insulator Technologies
Abstract: A process of forming a rough interface in a semiconductor substrate. The process includes the steps of depositing a material on a surface of the substrate, forming a zone of irregularities in the material, and forming a rough interface in the semiconductor substrate by a thermal oxidation of the material and a part of the substrate. Additionally, the surface of the oxidized material may be prepared and the surface may be assembled with a second substrate.
Type:
Grant
Filed:
July 13, 2007
Date of Patent:
September 18, 2012
Assignee:
S.O.I.TEC Silicon on Insulator Technologies
Inventors:
Bernard Aspar, Chrystelle Lagahe Blanchard, Nicolas Sousbie
Abstract: Embodiments relate to semiconductor structures and methods of forming them. In some embodiments, the methods may be used to fabricate semiconductor structures of III-V materials, such as InGaN. An In-III-V semiconductor layer is grown with an Indium concentration above a saturation regime by adjusting growth conditions such as a temperature of a growth surface to create a super-saturation regime wherein the In-III-V semiconductor layer will grow with a diminished density of V-pits relative to the saturation regime.
Type:
Application
Filed:
February 17, 2011
Publication date:
August 23, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Inventors:
Christophe Figuet, Ed Lindow, Pierre Tomasini
Abstract: Embodiments relate to semiconductor structures and methods of forming them. In some embodiments, the methods may be used to fabricate a semiconductor substrate by forming a weakened zone in a donor structure at a predetermined depth to define a transfer layer between an attachment surface and the weakened zone and a residual donor structure between the weakened zone and a surface opposite the attachment surface. A metallic layer is formed on the attachment surface and provides an ohmic contact between the metallic layer and the transfer layer, a matched Coefficient of Thermal Expansion (CTE) for the metallic layer that closely matches a CTE of the transfer layer, and sufficient stiffness to provide structural support to the transfer layer. The transfer layer is separated from the donor structure at the weakened zone to form a composite substrate comprising the transfer layer the metallic layer.
Type:
Application
Filed:
February 3, 2011
Publication date:
August 9, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: The invention relates to a process of bonding by molecular adhesion of two layers, such as wafers of semiconductor material, wherein propagation of a first bonding wave is initiated from a pressure point applied to at least one of the two layers, and wherein the first bonding wave step is followed by propagating a second bonding wave over an area, for example, in the vicinity of the pressure point. Propagation of the second bonding wave may be obtained through the interposing of a separation element between the two wafers and the withdrawal of the element, for example, after the beginning of the first bonding wave propagation.
Type:
Grant
Filed:
August 21, 2008
Date of Patent:
July 31, 2012
Assignee:
S.O.I.TEC Silicon on Insulator Technologies
Inventors:
Marcel Broekaart, Bernard Aspar, Thierry Barge, Chrystelle L. Blanchard
Abstract: The invention provides methods and structures for reducing surface dislocations of a semiconductor layer, and can be employed during the epitaxial growth of semiconductor structures and layers comprising III-nitride materials. Embodiments involve the formation of a plurality of dislocation pit plugs to prevent propagation of dislocations from an underlying layer of material into a following semiconductor layer of material.
Type:
Application
Filed:
April 5, 2012
Publication date:
July 26, 2012
Applicants:
COMMISSARIAT A. L'ENERGIE ATOMIQUE, S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES, S.A.
Inventors:
Chantal Arena, Laurent Clavelier, Marc Rabarot
Abstract: A method for dissolving the buried oxide layer of a SeOI wafer in order to decrease its thickness. The SeOI wafer includes a thin working layer made from one or more semiconductor material(s); a support layer, and a buried oxide (BOX) layer between the working layer and the support layer. The dissolution rate of the buried oxide layer is controlled and set to be below 0.06 ?/sec.
Type:
Application
Filed:
March 1, 2012
Publication date:
July 26, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: A method and/or system are provided for producing a structure comprising a thin layer of semiconductor material on a substrate. The method includes creating an area of embrittlement in the thickness of a donor substrate, bonding the donor substrate with a support substrate and detaching the donor substrate at the level of the area of embrittlement to transfer a thin layer of the donor substrate onto the support substrate. The method also includes thermal treatment of this resulting structure to stabilize the bonding interface between the thin layer and the substrate support. The invention also relates to the structures obtained by such a process.
Type:
Grant
Filed:
April 19, 2007
Date of Patent:
July 10, 2012
Assignee:
S.O.I. TEC Silicon on Insulator Technologies
Abstract: Methods of fabricating semiconductor structures include forming a plurality of openings extending through a semiconductor material and at least partially through a metal material and deforming the metal material to relax a remaining portion of the semiconductor material. The metal material may be deformed exposing the metal material to a temperature sufficient it to alter (i.e., increase) its ductility. The metal material may be formed from one or more of hafnium, zirconium, yttrium and a metallic glass. Another semiconductor material may be deposited over the remaining portions of the semiconductor material, and a portion the metal material may be removed from between each of the remaining portions of the semiconductor material. Semiconductor structures may be formed using such methods.
Type:
Application
Filed:
December 23, 2010
Publication date:
June 28, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: Embodiments of the present invention include methods of directly bonding together semiconductor structures. In some embodiments, a cap layer may be provided at an interface between directly bonded metal features of the semiconductor structures. In some embodiments, impurities are provided within the directly bonded metal features of the semiconductor structures. Bonded semiconductor structures are formed using such methods.
Type:
Application
Filed:
December 16, 2010
Publication date:
June 21, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: The invention provides methods and structures for reducing surface dislocations of a semiconductor layer, and can be employed during the epitaxial growth of semiconductor structures and layers comprising III-nitride materials. Embodiments involve the formation of a plurality of dislocation pit plugs to prevent propagation of dislocations from an underlying layer of material into a following semiconductor layer of material.
Type:
Grant
Filed:
March 10, 2010
Date of Patent:
May 15, 2012
Assignees:
Commissariat a. l'Energie Atomique, S.O.I. Tec Silicon on Insulator Technologies, S.A.
Inventors:
Chantal Arena, Laurent Clavelier, Marc Rabarot
Abstract: The present disclosure provides a chemical etchant which is capable of removing Ge and Ge-rich SiGe alloys in a controlled manner. The chemical etchant of the present disclosure includes a mixture of a halogen-containing acid, hydrogen peroxide, and water. Water is present in the mixture in an amount of greater than 90% by volume of the entire mixture. The present disclosure also provides a method of making such a chemical etchant. The method includes mixing, in any order, a halogen-containing acid and hydrogen peroxide to provide a halogen-containing acid/hydrogen peroxide mixture, and adding water to the halogen-containing acid/hydrogen peroxide mixture. Also disclosed is a method of etching a Ge or Ge-rich SiGe alloy utilizing the chemical etchant of the present application.
Type:
Application
Filed:
October 14, 2010
Publication date:
April 19, 2012
Applicants:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES, International Business Machines Corporation
Inventors:
Stephen W. Bedell, Keith E. Fogel, Nicolas Daval
Abstract: The present invention relates to an etching composition, in particular, for silicon materials, a method for characterizing defects on surfaces of such materials and a process of treating such surfaces with the etching composition, wherein the etching composition comprises an organic oxidant dissolved in a solvent, and a deoxidant, wherein the deoxidant comprises HF or HBF4 or mixtures thereof.
Type:
Application
Filed:
March 8, 2010
Publication date:
April 19, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Inventors:
Jochen Maehliss, Bernd Kolbesen, Romana Hakim, Francois Brunier
Abstract: Methods of depositing a III-V semiconductor material on a substrate include sequentially introducing a gaseous precursor of a group III element and a gaseous precursor of a group V element to the substrate by altering spatial positioning of the substrate with respect to a plurality of gas columns. For example, the substrate may be moved relative to a plurality of substantially aligned gas columns, each disposing a different precursor. Thermalizing gas injectors for generating the precursors may include an inlet, a thermalizing conduit, a liquid container configured to hold a liquid reagent therein, and an outlet. Deposition systems for forming one or more III-V semiconductor materials on a surface of the substrate may include one or more such thermalizing gas injectors configured to direct the precursor to the substrate via the plurality of gas columns.
Type:
Application
Filed:
September 30, 2010
Publication date:
April 5, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: Methods of depositing material on a substrate include forming a precursor gas and a byproduct from a source gas within a thermalizing gas injector. The byproduct may be reacted with a liquid reagent to form additional precursor gas, which may be injected from the thermalizing gas injector into a reaction chamber. Thermalizing gas injectors for injecting gas into a reaction chamber of a deposition system may include an inlet, a thermalizing conduit, a liquid container configured to hold a liquid reagent therein, and an outlet. A pathway may extend from the inlet, through the thermalizing conduit to an interior space within the liquid container, and from the interior space within the liquid container to the outlet. The thermalizing conduit may have a length that is greater than a shortest distance between the inlet and the liquid container. Deposition systems may include one or more such thermalizing gas injectors.
Type:
Application
Filed:
September 30, 2010
Publication date:
April 5, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES
Abstract: Methods of forming ternary III-nitride materials include epitaxially growing ternary III-nitride material on a substrate in a chamber. The epitaxial growth includes providing a precursor gas mixture within the chamber that includes a relatively high ratio of a partial pressure of a nitrogen precursor to a partial pressure of one or more Group III precursors in the chamber. Due at least in part to the relatively high ratio, a layer of ternary III-nitride material may be grown to a high final thickness with small V-pit defects therein. Semiconductor structures including such ternary III-nitride material layers are fabricated using such methods.
Type:
Grant
Filed:
March 2, 2011
Date of Patent:
April 3, 2012
Assignee:
S.O.I. Tec Silicon on Insulator Technologies
Abstract: The present invention relates to a crack-free monocrystalline nitride layer having the composition AlxGa1-xN, where 0?x?0.3, and a substrate that is likely to generate tensile stress in the nitride layer. The structure successively includes the substrate; a nucleation layer; a monocrystalline intermediate layer having a selected thickness on the nucleation layer; a monocrystalline seed layer of an AIBN compound in which the boron content is between 0 and 10% having a selected thickness on the intermediate layer and a relaxation rate, at ambient temperature, of less than 80%; and the monocrystalline nitride layer.
Type:
Application
Filed:
December 7, 2011
Publication date:
March 29, 2012
Applicant:
S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES