Patents Assigned to Tahoe Research, LTD.
-
Patent number: 11740686Abstract: The present invention relates to platform power management.Type: GrantFiled: April 19, 2021Date of Patent: August 29, 2023Assignee: Tahoe Research, Ltd.Inventors: Ren Wang, Christian Maciocco, Sanjay Bakshi, Tsung-Yuan Charles Tai
-
Patent number: 11741682Abstract: Systems, apparatus, articles of manufacture and methods for face augmentation in video are disclosed. An example apparatus includes executable code to detect a face of a subject in the video, detect a gender of the subject based on the face, detect a skin tone of the subject based on the face, apply a first process to smooth skin on the face in the video, apply a second process to change the skin tone of the face, apply a third process to slim the face, apply a fourth process to adjust a size of eyes on the face, and apply a fifth process to remove an eye bag from the face. One or more of the first process, the second process, the third process, the fourth process, or the fifth process adjustable based on one or more of the gender or an age. The example apparatus also includes one or more processors to generate modified video with beauty effects, the beauty effects based on one or more of the first process, the second process, the third process, the fourth process, or the fifth process.Type: GrantFiled: July 29, 2021Date of Patent: August 29, 2023Assignee: Tahoe Research, Ltd.Inventors: Ke Chen, Zhipin Deng, Xiaoxia Cai, Chen Wang, Ya-Ti Peng, Yi-Jen Chiu, Lidong Xu
-
Publication number: 20230253337Abstract: Embodiments that allow both high density and low density interconnection between microelectronic die and motherboard via. Direct Chip Attach (DCA) are described. In some embodiments, microelectronic die have a high density interconnect with a small bump pitch located along one edge and a lower density connection region with a larger bump pitch located in other regions of the die. The high density interconnect regions between die are interconnected using an interconnecting bridge made out of a material that can support high density interconnect manufactured into it, such as silicon. The lower density connection regions are used to attach interconnected die directly to a board using DCA. The high density interconnect can utilize current Controlled Collapsed Chip Connection (C4) spacing when interconnecting die with an interconnecting bridge, while allowing much larger spacing on circuit boards.Type: ApplicationFiled: April 17, 2023Publication date: August 10, 2023Applicant: Tahoe Research, Ltd.Inventors: Mihir K. ROY, Mathew J. MANUSHAROW
-
Publication number: 20230251702Abstract: A method and apparatus to monitor architecture events is disclosed. The architecture events are linked together via a push bus mechanism with each architectural event having a designated time slot. There is at least one branch of the push bus in each core. Each branch of the push bus may monitor one core with all the architectural events. All the data collected from the events by the push bus is then sent to a power control unit.Type: ApplicationFiled: February 3, 2023Publication date: August 10, 2023Applicant: Tahoe Research, Ltd.Inventors: Yen-Cheng LIU, P. Keong OR, Krishnakanth V. SISTLA, Ganapati SRINIVASA
-
Patent number: 11721983Abstract: Power management techniques are disclosed. For instance, an apparatus may include a bidirectional voltage converter circuit, and a control module that selectively operates the bidirectional voltage converter circuit in a charging mode and a delivery mode. The charging mode converts a voltage provided by an interface (e.g., a USB interface) into a charging voltage employed by an energy storage module (e.g., a rechargeable battery). Conversely, the delivery mode converts a voltage provided by the energy storage module into a voltage employed by the interface. Other embodiments are described and claimed.Type: GrantFiled: April 12, 2021Date of Patent: August 8, 2023Assignee: Tahoe Research, Ltd.Inventor: Don J. Nguyen
-
Patent number: 11721435Abstract: Methods and systems may provide for receiving a physiological signal from a sensor configuration associated with a mobile device. A qualitative analysis may be conducted for each of a plurality of noise sources in the physiological signal to obtain a corresponding plurality of qualitative ratings. In addition, at least the plurality of qualitative ratings may be used to determine whether to report the physiological signal to a remote location. In one example, a quantitative analysis is conducted for each of the plurality of noise sources to obtain an overall quality level, wherein the overall quality level is also used to determine whether to report the physiological signal to the remote location.Type: GrantFiled: May 21, 2019Date of Patent: August 8, 2023Assignee: Tahoe Research, Ltd.Inventor: Amit S. Baxi
-
Publication number: 20230221786Abstract: Power governance circuitry is provided to control a performance level of a processing unit of a processing platform. The power governance circuitry comprises measurement circuitry to measure a current utilization of the processing unit at a current operating frequency and to determine any change in utilization or power and frequency control circuitry is provided to update the current operating frequency to a new operating frequency by determining a new target quantified power expenditure to be applied in a subsequent processing cycle depending on the determination of any change in utilization or power. A new operating frequency is selected to satisfy the new target quantified power based on a scalability function specifying a variation of a given value of utilization or power with the operating frequency. A processing platform and machine readable instructions are provided to set a new quantified target power of a processing unit.Type: ApplicationFiled: March 8, 2023Publication date: July 13, 2023Applicant: Tahoe Research, Ltd.Inventors: Barnes COOPER, Harinarayanan SESHADRI, Rajeev MURALIDHAR, Noor MUBEEN
-
Publication number: 20230223406Abstract: Non-planar semiconductor devices having doped sub-fin regions and methods of fabricating non-planar semiconductor devices having doped sub-fin regions are described. For example, a method of fabricating a semiconductor structure involves forming a plurality of semiconductor fins above a semiconductor substrate. A solid state dopant source layer is formed above the semiconductor substrate, conformal with the plurality of semiconductor fins. A dielectric layer is formed above the solid state dopant source layer. The dielectric layer and the solid state dopant source layer are recessed to approximately a same level below a top surface of the plurality of semiconductor fins, exposing protruding portions of each of the plurality of semiconductor fins above sub-fin regions of each of the plurality of semiconductor fins. The method also involves driving dopants from the solid state dopant source layer into the sub-fin regions of each of the plurality of semiconductor fins.Type: ApplicationFiled: March 17, 2023Publication date: July 13, 2023Applicant: Tahoe Research, Ltd.Inventors: Tahir GHANI, Salman Latif, Chanaka D. Munasinghe
-
Patent number: 11700130Abstract: Logic may implement protocols and procedures for vehicle-to-vehicle communications for platooning. Logic may implement a communications topology to distinguish time-critical communications from non-time-critical communications. Logic may sign time-critical communications with a message authentication code (MAC) algorithm with a hash function such as Keccak MAC or a Cipher-based MAC. Logic may generate a MAC based on pairwise, symmetric keys to sign the time-critical communications. Logic may sign non-time-critical communications with a digital signature. Logic may encrypt non-time-critical communications. Logic may append a certificate to non-time-critical communications. Logic may append a header to messages to create data packets and may include a packet type to identify time-critical communications. Logic may decode and verify the time-critical messages with a pairwise symmetric key. And logic may prioritize time-critical communications to meet a specified latency.Type: GrantFiled: August 31, 2020Date of Patent: July 11, 2023Assignee: Tahoe Research, Ltd.Inventors: Mohammed Karmoose, Rafael Misoczki, Liuyang Yang, Xiruo Liu, Moreno Ambrosin, Manoj R. Sastry
-
Patent number: 11699648Abstract: A package assembly includes a substrate and at least a first die having a first contact array and a second contact array. First and second via assemblies are respectively coupled with the first and second contact arrays. Each of the first and second via assemblies includes a base pad, a cap assembly, and a via therebetween. One or more of the cap assembly or the via includes an electromigration resistant material to isolate each of the base pad and the cap assembly. Each first cap assembly and via of the first via assemblies has a first assembly profile less than a second assembly profile of each second cap assembly and via of the second via assemblies. The first and second cap assemblies have a common applied thickness in an application configuration. The first and second cap assemblies have a thickness variation of ten microns or less in a reflowed configuration.Type: GrantFiled: March 9, 2022Date of Patent: July 11, 2023Assignee: Tahoe Research, Ltd.Inventors: Srinivas V. Pietambaram, Jung Kyu Han, Ali Lehaf, Steve Cho, Thomas Heaton, Hiroki Tanaka, Kristof Darmawikarta, Robert Alan May, Sri Ranga Sai Boyapati
-
Publication number: 20230207446Abstract: Embodiments of the invention include a microelectronic device that includes a substrate, at least one dielectric layer on the substrate and a plurality of conductive lines within the at least one dielectric layer. The microelectronic device also includes an air gap structure that is located below two or more of the plurality of conductive lines.Type: ApplicationFiled: February 17, 2023Publication date: June 29, 2023Applicant: Tahoe Research, Ltd.Inventors: Han Wui THEN, Sansaptak DASGUPTA, Marko RADOSAVLJEVIC, Sanaz K. GARDNER
-
Patent number: 11687135Abstract: In one embodiment, a processor includes a plurality of domains each to operate at an independently controllable voltage and frequency, a plurality of linear regulators each to receive a first voltage from an off-chip source and controllable to provide a regulated voltage to at least one of the plurality of domains, and a plurality of selectors each coupled to one of the domains, where each selector is configured to provide a regulated voltage from one of the linear regulators or a bypass voltage to a corresponding domain. Other embodiments are described and claimed.Type: GrantFiled: September 20, 2021Date of Patent: June 27, 2023Assignee: Tahoe Research, Ltd.Inventors: Sanjeev S. Jahagirdar, Satish K. Damaraju, Yun-Han Chen, Ryan D. Wells, Inder M. Sodhi, Vishram Sarurkar, Ken Drottar, Ashish V. Choubal, Rabiul Islam
-
Publication number: 20230198242Abstract: Methods and apparatus are disclosed for battery current monitoring. An example apparatus includes a haptic device, an isolation switch to deliver power from a battery to the haptic device, an integrator to integrate a signal based on a current from the battery to the haptic device to generate an integrator output, and control logic to control the isolation switch based on a comparison of the integrator output to a threshold.Type: ApplicationFiled: February 22, 2023Publication date: June 22, 2023Applicant: Tahoe Research, Ltd.Inventors: Devin CASS, Jorge ZABACO, George D. BECKSTEIN, III
-
Patent number: 11682908Abstract: Described is an apparatus for extending cycle-life of a battery cell, where the apparatus comprises: a monitor to monitor a rate of degradation of a battery cell overtime; a comparator to compare the rate of degradation with a threshold; and logic to adjust one or more charge parameters of the battery cell when the rate of degradation crosses the threshold. Described is a method which comprises: monitoring a rate of degradation of a battery cell overtime; comparing the rate of degradation with a threshold; and adjusting one or more charge parameters of the battery cell when the rate of degradation crosses the threshold. Described is a machine-readable storage media having machine executable instructions stored thereon that, when executed, causes one or more processors to perform the method described above.Type: GrantFiled: December 26, 2017Date of Patent: June 20, 2023Assignee: Tahoe Research, Ltd.Inventor: Andrew Keates
-
Patent number: 11680812Abstract: Methods, systems, and storage media relating to a vehicle navigator system are disclosed herein. In an embodiment, vehicle operation data relating to one or more characteristics of operation of a motor vehicle may be received. An operation style by which an operator may operate the motor vehicle may be determined from the vehicle operation data. A vehicle location and a destination location may be received. A route may be determined from the vehicle location to the destination location according to the operation style by which an operator operates the motor vehicle. Other embodiments may be disclosed and/or claimed.Type: GrantFiled: September 22, 2021Date of Patent: June 20, 2023Assignee: Tahoe Research, Ltd.Inventor: Jayashree R. Padmanaban
-
Publication number: 20230186584Abstract: Techniques are provided for generation of synthetic 3-dimensional object image variations for training of recognition systems. An example system may include an image synthesizing circuit configured to synthesize a 3D image of the object (including color and depth image pairs) based on a 3D model. The system may also include a background scene generator circuit configured to generate a background for each of the rendered image variations. The system may further include an image pose adjustment circuit configured to adjust the orientation and translation of the object for each of the variations. The system may further include an illumination and visual effect adjustment circuit configured to adjust illumination of the object and the background for each of the variations, and to further adjust visual effects of the object and the background for each of the variations based on application of simulated camera parameters.Type: ApplicationFiled: February 6, 2023Publication date: June 15, 2023Applicant: Tahoe Research, Ltd.Inventors: Amit BLEIWEISS, Chen PAZ, Ofir LEVY, Itamar BEN-ARI, Yaron YANAI
-
Publication number: 20230185759Abstract: Examples are disclosed for access to a storage device maintained at a server. In some examples, a network input/output device coupled to the server may allocate, in a memory of the server, a buffer, a doorbell, and a queue pair accessible to a client remote to the server. For these examples, the network input/output device may assign an Non-Volatile Memory Express (NVMe) namespace context to the client. For these examples, indications of the allocated buffer, doorbell, queue pair, and namespace context may be transmitted to the client. Other examples are described and claimed.Type: ApplicationFiled: August 15, 2022Publication date: June 15, 2023Applicant: Tahoe Research, Ltd.Inventors: ELIEZER TAMIR, VADIM MAKHERVAKS, BEN-ZION FRIEDMAN, PHIL CAYTON, THEODORE L. WILLKE
-
Patent number: 11670682Abstract: An apparatus is described. The apparatus includes a FINFET device having a channel. The channel is composed of a first semiconductor material that is epitaxially grown on a subfin structure beneath the channel. The subfin structure is composed of a second semiconductor material that is different than the first semiconductor material. The subfin structure is epitaxially grown on a substrate composed of a third semiconductor material that is different than the first and second semiconductor materials. The subfin structure has a doped region to substantially impede leakage currents between the channel and the substrate.Type: GrantFiled: June 2, 2021Date of Patent: June 6, 2023Assignee: Tahoe Research, Ltd.Inventors: Gilbert Dewey, Matthew V. Metz, Willy Rachmady, Anand S. Murthy, Chandra S. Mohapatra, Tahir Ghani, Sean T. Ma, Jack T. Kavalieros
-
Publication number: 20230168732Abstract: In one embodiment, a processor includes at least one core to execute instructions and a power controller coupled to the at least one core. The power controller may include a first logic to cause the at least one core to exit an idle state and enter into a maximum performance state for a first time duration, thereafter enter into an intermediate power state for a second time duration, and thereafter enter into a sustained performance state. Other embodiments are described and claimed.Type: ApplicationFiled: August 4, 2022Publication date: June 1, 2023Applicant: Tahoe Research, Ltd.Inventors: Efraim Rotem, Doron Rajwan, Eliezer Weissmann, Nir Rosenzweig, Eric Distefano, Ishmael F. Santos, James G. Hermerding, II
-
Patent number: 11665627Abstract: Embodiments of the present disclosure are directed towards devices and methods for identifying preferred access networks based at least in part on access network information including access network assistance information, steering policies, or access commands. In some embodiments, conflicts between access network information and access network discovery and selection function (ANDSF) policies may be rectified in identifying a preferred access network.Type: GrantFiled: April 22, 2020Date of Patent: May 30, 2023Assignee: Tahoe Research, Ltd.Inventors: Alexander Sirotkin, Nageen Himayat, Sangeetha Bangolae