Patents Assigned to Texas Instruments Deutschland
-
Patent number: 9665116Abstract: A proportional to absolute temperature (PTAT) generator generates a current PTAT (IPTAT) and a fractional VBE in a first regulation loop. A level shifting voltage-to-current converter is arranged as a second regulation loop and is operable to generate a current ZTC (IZTC) and/or a voltage ZTC (VZTC). Both regulation loops are nested into each other. In an embodiment, the voltage-to-current converter is operable to sum a scaled voltage PTAT (VPTAT/Y) with the fractional VBE (VBE/X) to generate the ZTC signal. In another embodiment, the voltage-to-current converter is operable to sum a delta voltage threshold (?VTH) with the fractional VBE (VBE/X) to generate the ZTC signal.Type: GrantFiled: November 16, 2015Date of Patent: May 30, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Matthias Arnold, Asif Qaiyum
-
Patent number: 9654131Abstract: An analog-to-digital converter (ADC) includes a digital-to-analog converter (DAC) that has a configurable capacitor array. Based on measurements of differential nonlinearity (DNL) and/or integral nonlinearity (INL) error by an external test computer system, an order for use of the DAC's capacitors can be determined so as to reduce DNL error aggregation, also called INL. The DAC includes a switch matrix that can be programmed by programming data supplied by the test computer system.Type: GrantFiled: February 26, 2016Date of Patent: May 16, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Thomas Fuchs, Rüdiger Kuhn, Bernhard Wolfgang Ruck
-
Patent number: 9645825Abstract: An instruction cache includes instruction storage, a plurality of lock indicators, and control logic. The instruction storage includes a plurality of cache blocks to store instructions. Each of the lock indicators is associated with one of the cache blocks so as to control access to the associated cache block. The control logic is configured to: set to a write disable state, on access of a given one of the cache blocks, a given one of the lock indictors associated with the given one of the cache blocks; to determine whether a given instruction is stored in the instruction storage; and to deny write access to the given one of the cache blocks that is assigned to store the given instruction based on the given one of the block indicators being set to the write disable state.Type: GrantFiled: January 15, 2015Date of Patent: May 9, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Christian Wiencke, Max Gröning, Norbert Reichel
-
Publication number: 20170126124Abstract: A power conversion system includes a maximum load current controller that is operable to limit a load current. For example, in a power conversion system operating in a discontinuous conduction mode (DCM), the maximum load current controller limits the load current by determining an idle period in an active cycle for power switches of the maximum load current controller. The maximum load current controller is optionally operable to approximate values for the time idle period that are substantially equal to theoretically calculated values.Type: ApplicationFiled: December 1, 2015Publication date: May 4, 2017Applicant: Texas Instruments Deutschland GmbHInventors: Francesco Silvio Santoro, Ralf Peter Brederlow, Neil Gibson, Rüdiger Kuhn
-
Patent number: 9612834Abstract: A processor includes a plurality of execution units. At least one of the execution units is configured to execute a complex instruction that requires multiple instruction cycles to execute, and to enforce atomic execution of the complex instruction during a first-portion of the multiple instruction cycles required to execute the complex instruction. The at least one of the execution units is further configured to enable execution of the complex instruction to be interrupted for execution of a different instruction by the at least one execution unit during execution of a second portion of the multiple instruction cycles. The first portion and the second portion are non-overlapping.Type: GrantFiled: September 27, 2012Date of Patent: April 4, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Horst Diewald, Johann Zipperer
-
Publication number: 20170090536Abstract: A system and method for controlling clock generation. A system includes a processor configured to execute instructions retrieved from memory, and a clock generation system coupled to the processor. The clock generation system is configured to generate a clock signal that the processor applies to execute the instructions. The clock generation system includes a plurality of configuration registers and selection circuitry. Each of the configuration registers includes fields that control a frequency of the clock signal. The selection circuitry selects which of the plurality of configuration registers determines the frequency at a given time.Type: ApplicationFiled: September 30, 2015Publication date: March 30, 2017Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Joerg Harald Hans Jochen SCHREINER, Marcus HERZOG
-
Patent number: 9606563Abstract: An integrated circuit is provided with a bandgap voltage reference circuit having a bandgap reference voltage output. A bandgap failure detection circuit is coupled to the bandgap reference voltage output. The bandgap failure detection forms a model value of the reference voltage from a first time, compares a present value of the reference voltage at a second time to the model value; and asserts a bandgap fail signal to indicate when the present value is less than the model value by a threshold value. The integrated circuit is reset by the bandgap fail signal. The detection circuit may be operated from a failsafe voltage domain that also allows a critical circuit to complete a pending operation during a reset.Type: GrantFiled: April 8, 2014Date of Patent: March 28, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Frank Dornseifer, Matthias Arnold, Johannes Gerber
-
Patent number: 9595871Abstract: Disclosed examples include high-efficiency integrated circuits and inductive capacitive DC-DC converters with a first converter stage including first and second switches and an inductor, and a second converter stage including third and fourth switches and a flying capacitor. A dual mode control circuit regulates output voltage signal in a first mode when the output voltage signal is below a threshold by pulse width modulating the switches of the first converter stage. When the output voltage exceeds the threshold, the control circuit operates in a second mode with a first state to close the first and third switches, and a second state to close the fourth switch to connect the inductor in series with the flying capacitor. Dual mode operation of the first and second stages facilitates buck-boost operation with reduced inductor losses and converter switching losses, and the integrated circuit can be used in boost, buck or other configurations.Type: GrantFiled: December 21, 2015Date of Patent: March 14, 2017Assignee: Texas Instruments Deutschland GmbHInventors: Erich Johann Bayer, Michael Lueders, Ruediger Rudolf Ganz
-
Patent number: 9590699Abstract: A system is provided in which a set of modules each have a substrate on which is mounted a radio frequency (RF) transmitter and/or an RF receiver coupled to a near field communication (NFC) coupler located on the substrate. Each module has a housing that surrounds and encloses the substrate. The housing has a port region on a surface of the housing. Each module has a field confiner located between the NFC coupler and the port region on the housing configured to guide electromagnetic energy emanated from the NFC coupler through the port region to a port region of an adjacent module.Type: GrantFiled: December 15, 2015Date of Patent: March 7, 2017Assignees: TEXAS INSTUMENTS INCORPORATED, TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Swaminathan Sankaran, Bradley Allen Kramer, Benjamin Stassen Cook, Juan Alejandro Herbsommer, Lutz Naumann, Mark W. Morgan, Baher Haroun
-
Patent number: 9582021Abstract: A bandgap reference circuit with curvature compensation. The circuit includes a first current mirror that mirrors the current conducted by the bandgap reference. A difference between the gate-to-source voltages in the two legs provides a first mirrored current with non-linear temperature stability. This first mirrored current is again mirrored by a second current mirror in which the mirror transistors also have differing gate-to-source voltages, with the current from this second current mirror coupled to the bandgap reference to compensate for curvature in the CTAT current over temperature.Type: GrantFiled: November 20, 2015Date of Patent: February 28, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Matthias Arnold, Asif Qaiyum
-
Patent number: 9577517Abstract: A DCDC converter includes a transconductance amplifier, a comparator, a current driving component, an output impedance, a switch, a clamp resistor and a p-channel FET. The transconductance amplifier outputs a transconductance current and a switch control signal. The comparator has a two n-channel FET inputs forming a differential pair and outputs a compared signal. The current driving component generates an output current based on the compared signal. The output impedance component generates an output DC voltage based on the output current. The switch is between the two n-channel FETs and can open and close based on the switch control signal. The clamp resistor is arranged in series with the switch. The p-channel FET is in series with the clamp resistor and is controlled by the output DC voltage.Type: GrantFiled: July 2, 2014Date of Patent: February 21, 2017Assignee: Texas Instruments Deutschland GmbHInventors: Gerhard Thiele, Erich Bayer
-
Patent number: 9577630Abstract: An electronic device that includes a power on reset, a variable power supply filter coupled to the power on reset, and control logic coupled to the power on reset and the variable power supply filter. The control logic is configured to activate the variable power supply filter based on a core domain of the electronic device being active.Type: GrantFiled: June 27, 2014Date of Patent: February 21, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Matthias Arnold, Ruediger Kuhn, Johannes Gerber
-
Patent number: 9541989Abstract: A power conversion system includes a power transfer estimator that is operable to provide a determination of the cumulative amount of power transferred through the power supply, without additional sensing elements and at extremely low power levels, and to provide such determinations periodically over potentially long periods of time commensurate with the lifetime of a limited power source such as a battery. In a power conversion system operating in a discontinuous conduction mode (DCM), the power transfer estimator determines the charge transferred during each switching cycle, and the total number of switching cycles, to calculate the cumulative amount of power transferred. The power transfer estimator is optionally operable to calculate a value for the inductance to be used in the determination of the cumulative amount of power transferred through the power supply.Type: GrantFiled: November 17, 2014Date of Patent: January 10, 2017Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Francesco Silvio Santoro, Ralf Peter Brederlow, Niel Gibson, Rüdiger Kuhn
-
Patent number: 9529375Abstract: Single inductor-multiple output (SIMO) DC-DC converter, having an output node which is coupled to one side of the single inductor to receive a load current. A plurality of output switches which are coupled to the output node for switching the load current from the output node to a plurality of output lines is provided. Each output line has a load capacitor. Further, each output line may comprise a charge pump which is coupled to the output switch and the load capacitor of the output line.Type: GrantFiled: February 27, 2013Date of Patent: December 27, 2016Assignee: Texas Instruments Deutschland GmbHInventor: Erich J. Bayer
-
Patent number: 9520880Abstract: A configurable integrated circuit (IC) includes a substrate having a semiconductor surface that the IC is formed within and thereon. The IC includes a configurable Analog Front End (cAFE) including at least one circuit module or input/output (IO), an analog switch having at least a first substantially gate enclosed Metal Oxide Semiconductor Field Effect Transistor (SGEFET) having a gate stack including a gate on a gate dielectric, a source, and a drain. The drain or source is a substantially gate enclosed (SGE) inner electrode relative to the gate, and the other of the source and the drain is outside the gate. The inner electrode of the first SGEFET is directly coupled to an analog bus. A switch control provides control signals to at least the gate of the first SGEFET for controlling a connectivity between the circuit module and/or the IO and the analog bus.Type: GrantFiled: January 31, 2014Date of Patent: December 13, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Bjoern Oliver Eversmann, Ralf Brederlow
-
Publication number: 20160352508Abstract: Plaintext analysis as a countermeasure against side channel attacks. A system is disclosed that includes an encryption/decryption module performing an encryption algorithm for encrypting plaintext data using a secure encryption key stored in non-volatile memory coupled to the encryption/decryption module, the encryption/decryption module further performing an algorithm for decrypting encrypted ciphertext using the secure encryption key; and a plaintext analysis module coupled to the plaintext data, the plaintext analysis module performing an analysis and determining whether the plaintext data correlates to expected plaintext data, the plaintext analysis module outputting a signal indicating a side channel attack, responsive to the determining. Additional methods and apparatus are disclosed.Type: ApplicationFiled: November 3, 2014Publication date: December 1, 2016Applicant: Texas Instruments Deutschland GMBHInventors: Oscar Miguel Guillen-Hernandez, Ralf Brederlow
-
Patent number: 9507600Abstract: A method and apparatus for executing program loops. A processor, includes an execution unit and an instruction fetch buffer. The execution unit is configured to execute instructions. The instruction fetch buffer is configured to store instructions for execution by the execution unit. The instruction fetch buffer includes a loop buffer configured to store instructions of an instruction loop for repeated execution by the execution unit. The loop buffer includes buffer control logic. The buffer control logic includes pointers, and is configured to predecode a loop jump instruction, identify loop start and loop end instructions using the predecoded loop jump instruction and pointers; and to control non-sequential instruction execution of the instruction loop. The width of the pointers is determined by loop buffer length and is less than a width of an address bus for fetching the instructions stored in the loop buffer from an instruction memory.Type: GrantFiled: January 27, 2014Date of Patent: November 29, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Christian Wiencke, Ralph Ledwa, Norbert Reichel
-
Publication number: 20160334473Abstract: A circuit and method for magnetic field detection is disclosed. A fluxgate sensor comprises a fluxgate having a first core and a second core. A sense coil has a first winding around the first fluxgate core and a second winding around the second fluxgate core. A fluxgate detection circuit is coupled to the sense coil and outputs a signal proportional to an external magnetic field applied to the fluxgate. A detection circuit is coupled to the first winding and outputs a signal that indicates whether voltage pulses have been detected on the first winding.Type: ApplicationFiled: December 19, 2015Publication date: November 17, 2016Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Martijn F. Snoeij, Viola Schäffer
-
Patent number: 9489208Abstract: A semiconductor device comprising a processor having a pipelined architecture and a pipeline flattener and a method for operating a pipeline flattener in a semiconductor device are provided. The processor comprises a pipeline having a plurality of pipeline stages and a plurality of pipeline registers that are coupled between the pipeline stages. The pipeline flattener comprises a plurality of trigger registers for storing a trigger, wherein the trigger registers are coupled between the pipeline stages.Type: GrantFiled: May 16, 2012Date of Patent: November 8, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Markus Koesler, Johann Zipperer, Christian Wiencke, Wolfgang Lutsch
-
Patent number: 9471317Abstract: A processor includes a plurality of execution units. At least one of the execution units is configured to determine, based on a field of a first instruction, a number of additional instructions to execute in conjunction with the first instruction and prior to execution of the first instruction.Type: GrantFiled: September 27, 2012Date of Patent: October 18, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Horst Diewald, Johann Zipperer