Patents Assigned to United Microelectronics Corporation
-
Publication number: 20130056297Abstract: A diaphragm of an MEMS electroacoustic transducer including a first axis-symmetrical pattern layer is provided. Because the layout of the first axis-symmetrical pattern layer can match the pattern of the sound wave, the vibration uniformity of the diaphragm can be improved.Type: ApplicationFiled: November 1, 2012Publication date: March 7, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventor: United Microelectronics Corporation
-
Publication number: 20130056858Abstract: A method for fabricating integrated circuit is provided. First, a substrate having a micro electromechanical system (MEMS) region is provided. A first interconnect structure and a hard mask layer have been disposed on the MEMS region in sequence. Next, an anisotropic etching process is performed by using the hard mask layer as a photo mask to etch a portion of the first interconnect structure exposed by the hard mask layer. Accordingly, a MEMS structure is formed. A portion of the substrate in MEMS region is exposed by the MEMS structure. Then, an isotropic etching process is performed for removing the portion of the substrate in MEMS region to form a cavity with a center region and a ring-like indentation region. The center region is surrounded by the ring-like indentation region and the MEMS structure suspends above the cavity. An integrated circuit is also provided.Type: ApplicationFiled: September 1, 2011Publication date: March 7, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Tian-You DING, Meng-Jia LIN, Chin-Sheng YANG
-
Publication number: 20130052809Abstract: A method for fabricating an epitaxizl structure is provided, wherein the method comprises steps as follows: a reactive gas containing nitrogen and fluorine atoms is firstly applied to react with an oxygen-atom-containing residue residing on a surface of a substrate so as to form a solid compound on the surface. Subsequently, an anneal process is performed to sublimate the solid compound. A semiconductor deposition process is then performed on the substrate.Type: ApplicationFiled: August 25, 2011Publication date: February 28, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventor: Yu-Cheng TUNG
-
Publication number: 20130043930Abstract: A charge pump exhibiting a voltage compensation function is provided. The charge pump includes: a first current generator, a first semiconductor device, a second current generator, a second semiconductor device, and a voltage regulator. The voltage regulator dynamically adjusts a voltage level at the gate of the first or second semiconductor device so as to adjust a first current or a second current outputted to a current output node. In addition, the voltage regulator provides a bias voltage at the current output node when both the first and second semiconductor devices are turned off.Type: ApplicationFiled: August 15, 2011Publication date: February 21, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventor: Chien-Liang CHEN
-
Publication number: 20130043513Abstract: A fabricating method of a shallow trench isolation structure includes the following steps. Firstly, a substrate is provided, wherein a high voltage device area is defined in the substrate. Then, a first etching process is performed to partially remove the substrate, thereby forming a preliminary shallow trench in the high voltage device area. Then, a second etching process is performed to further remove the substrate corresponding to the preliminary shallow trench, thereby forming a first shallow trench in the high voltage device area. Afterwards, a dielectric material is filled in the first shallow trench, thereby forming a first shallow trench isolation structure.Type: ApplicationFiled: August 19, 2011Publication date: February 21, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Liang-An HUANG, Yu-Chun Huang, Chin-Fu Lin, Yu-Ciao Lin, Yu-Chieh Lin, Hsin-Liang Liu, Chun-Hung Cheng, Yuan-Cheng Yang, Yau-Kae Sheu
-
Publication number: 20130038336Abstract: A calibration device applied for a test apparatus with at least a first probe and a second probe, the calibration device comprising: a first testing region and a second testing region, the first testing region and the second testing region divides into n×n sensing units respectively, the first testing region for generating n×n average electricity corresponding to a contact degree of the first probe contacted with the calibration device, and the second testing region for generating another n×n average electricity corresponding to a contact degree of the second probe contacted with the calibration device, and the pitch is the distance between the center of the first testing region to the center of the second testing region that is the same as that of the center of the first probe to the center of the second probe.Type: ApplicationFiled: August 12, 2011Publication date: February 14, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Jie-Wei SUN, Chao-Hsien Wu, Chia-Chun Sun, Yun-San Huang, Chien-Li Kuo
-
Publication number: 20130038374Abstract: A regulating circuit is used with a buffer circuit. The buffer circuit at least includes a metal-oxide-semiconductor transistor and a voltage output terminal. The voltage output terminal is connected to a drain terminal of the metal-oxide-semiconductor transistor of the buffer circuit. The regulating circuit includes a first metal-oxide-semiconductor transistor and a second metal-oxide-semiconductor transistor. The first metal-oxide-semiconductor transistor has a source terminal and a drain terminal connected to a voltage source and a connecting node, respectively. The connecting node is electrically connected to a substrate of the metal-oxide-semiconductor transistor of the buffer circuit. The second metal-oxide-semiconductor transistor has a drain terminal and a source terminal connected to the connecting node and the voltage output terminal, respectively. A substrate of the second metal-oxide-semiconductor transistor is electrically connected to the connecting node.Type: ApplicationFiled: August 9, 2011Publication date: February 14, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Chien-Liang CHEN, Yuan-Hui Chen
-
Publication number: 20130038852Abstract: A reticle removing apparatus adapted to remove a reticle in a reticle library of an exposure apparatus is provided. The reticle removing apparatus includes a bracket and a reticle removing module movably coupled to the bracket, wherein the reticle removing module is configured to be moved into the reticle library in a first direction to remove the reticle in the reticle library. A reticle removing method using the reticle removing apparatus is also provided.Type: ApplicationFiled: August 9, 2011Publication date: February 14, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Ee-Yian TOH, Ren-Wei Peng
-
Publication number: 20130037880Abstract: A trench-gate metal oxide semiconductor device includes a substrate, a first gate dielectric layer, a first gate electrode and a first source/drain structure. The substrate has a first doping region, a second doping region and at least one trench. A P/N junction is formed between the first doping region and the second doping region. The trench extends from a surface of the substrate to the first doping region through the second doping region and the P/N junction. The first gate dielectric layer is formed on a sidewall of the second trench. The first gate electrode is disposed within the trench. A height difference between the top surface of the first gate electrode and the surface of the substrate is substantially smaller than 1500 ?. The first source/drain structure is formed in the substrate and adjacent to the first gate dielectric layer.Type: ApplicationFiled: August 9, 2011Publication date: February 14, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Kuan-Ling LIU, Shih-Yuan UENG
-
Publication number: 20120238065Abstract: A method of fabricating a MOS device comprises steps as follows: An interfacial layer, a high-k dielectric layer and a cover layer on a substrate are sequentially formed. Then an in-situ wet etching step is performed by sequentially using a first etching solution to etch the cover layer and using a second etching solution to etch the high-k dielectric layer and the interfacial layer until the substrate is exposed, wherein the second etching solution is a mixed etching solution containing the first etching solution.Type: ApplicationFiled: May 29, 2012Publication date: September 20, 2012Applicants: Lam Research Corporation, UNITED MICROELECTRONICS CORPORATIONInventors: Chiu-Hsien YEH, Chan-Lon YANG, Chin-Cheng CHIEN, Lien-Fa HUNG, Yun-Cheng KAO
-
Patent number: 8268712Abstract: A method of forming metal gate transistor includes providing a substrate; forming a gate dielectric layer, a work function metal layer and a polysilicon layer stacked on the substrate; forming a hard mask and a patterned photoresist on the polysilicon layer; removing the patterned photoresist, and next utilizing the hard mask as an etching mask to remove parts of the polysilicon layer and parts of the work function metal layer. Thus, a gate stack is formed. Since the patterned photoresist is removed before forming the gate stack, the gate stack is protected from damages of the photoresist-removing process. The photoresist-removing process does not attack the sidewalls of the gate stack, so a bird's beak effect of the gate dielectric layer is prevent.Type: GrantFiled: May 27, 2010Date of Patent: September 18, 2012Assignee: United Microelectronics CorporationInventors: Che-Hua Hsu, Shao-Hua Hsu, Zhi-Cheng Lee, Cheng-Guo Chen
-
Patent number: 8247838Abstract: A light emitting diode and a fabricating method thereof are provided. The method including the steps of sequentially forming a first-type semiconductor layer, a light emitting layer and a second-type semiconductor layer with a first region and a second region on a substrate. Next, an ion implantation process is performed to make the resistance of the first region be larger than of the second region. Afterward, a first electrode is formed above the first region of the second-type semiconductor layer. Since the method uses the ion implantation process to make the inner resistance of the second-type semiconductor layer various, the light emitting intensity and efficiency may both be increased.Type: GrantFiled: December 18, 2009Date of Patent: August 21, 2012Assignee: United Microelectronics CorporationInventor: Yu-Hsien Chen
-
Publication number: 20120199888Abstract: A fin field-effect transistor structure includes a silicon substrate, a fin channel, a gate insulator layer and a gate conductor layer. The fin channel is formed on a surface of the silicon substrate, wherein the fin channel has at least one slant surface. The gate insulator layer formed on the slant surface of the fin channel. The gate conductor layer formed on the gate insulator layer.Type: ApplicationFiled: February 2, 2012Publication date: August 9, 2012Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Sheng-Huei Dai, Rai-Min Huang, Chen-Hua Tsai, Chun-Hsien Lin
-
Patent number: 8227890Abstract: The present invention provides a method of integrating an electrical fuse process into a high-k/metal gate process. The method simultaneously forms a dummy gate stack of a transistor and a dummy gate stack of an e-fuse; and simultaneously removes the polysilicon of the dummy gate stack in the transistor region and the polysilicon of the dummy gate stack in the e-fuse region. Thereafter, the work function metal layer disposed in the opening of the e-fuse region is removed; and the opening in the transistor region and the opening in the e-fuse region with metal conductive structures are filled to form an e-fuse and a metal gate of a transistor.Type: GrantFiled: December 18, 2009Date of Patent: July 24, 2012Assignee: United Microelectronics CorporationInventors: Yung-Chang Lin, Kuei-Sheng Wu, Chang-Chien Wong
-
Patent number: 8093153Abstract: An exemplary method of patterning oxide layer and removing residual nitride includes steps of forming a first oxide layer, a nitride layer, a second oxide layer and a complex hard mask on a substrate in turn. The first oxide layer covers an insulating structure. The second oxide layer, the complex hard mask and the nitride layer are etched by utilizing a patterned photoresist as an etching mask, so as to expose the first oxide layer. In addition, the part of the nitride layer covering the insulating structure can be further removed. Accordingly, the present invention can effectively control layout patterns of material layers and doped regions and thereby can improve the performance of a narrow width device.Type: GrantFiled: December 18, 2009Date of Patent: January 10, 2012Assignee: United Microelectronics CorporationInventor: Ping-Chia Shih
-
Patent number: 8071440Abstract: A method of fabricating a dynamic random access memory is provided. First, a substrate at least having a memory device area and a peripheral device area is provided, wherein an isolation structure and a capacitor are formed in the substrate of the memory device area, and an isolation structure and a well are formed in the substrate of the peripheral device area. A first oxide layer is formed on the substrate of the peripheral device area, and a passing gate isolation structure is formed on the substrate of the memory device area at the same time. A second oxide layer is formed on the substrate of the memory device area. And a first transistor is formed on the substrate of the memory device area, a passing gate is formed on the passing gate isolation structure, and a second transistor is formed on the substrate of the peripheral device area.Type: GrantFiled: December 1, 2008Date of Patent: December 6, 2011Assignee: United Microelectronics CorporationInventors: Po-Sheng Lee, Yu-Hsien Lin, Wen-Fang Lee
-
Patent number: 7890058Abstract: A game apparatus includes an apparatus body; and a plurality of small playing members each having a data carrier for transmitting driving electric power and performing mutual communications with the apparatus body. The number of points is added by the apparatus body when a change is given from the outside to an arbitrarily selected small playing member among the plurality of small playing members under a predetermined condition. In another aspect, an automated traveling control system for executing a process corresponding to a kind of a carrier object traveling by a gate is disclosed.Type: GrantFiled: August 15, 2008Date of Patent: February 15, 2011Assignee: United Microelectronics CorporationInventor: Katsuki Hazama
-
Patent number: 7718079Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: November 20, 2001Date of Patent: May 18, 2010Assignee: United Microelectronics CorporationInventors: Chih-Chien Liu, Ta-Shan Tseng, Wen Bin Shieh, Juan-Yuan Wu, Water Lur, Shih-Wei Sun
-
Patent number: 7552408Abstract: An improved system and method is disclosed for performing a design rule check on a proposed integrated circuit (IC) layout, and for creating customized design rule check command files. The individual layers of the IC (a system on chip—SOC) are separated into different regions having different kinds of features (i.e., memory or logic). Each different type of region is then analyzed in accordance with the customized design rule command file so that so-called “false errors” are eliminated. The invention thus improves, among other things, a development time for getting a design implemented in silicon.Type: GrantFiled: November 5, 2004Date of Patent: June 23, 2009Assignee: United Microelectronics CorporationInventors: Cheehoe Teh, Nimcho Lam, Mau Truong
-
Patent number: 7514014Abstract: A method for depositing dielectric material into gaps between wiring lines in the formation of a semiconductor device includes the formation of a cap layer and the formation of gaps into which high density plasma chemical vapor deposition (HDPCVD) dielectric material is deposited. First and second antireflective coatings may be formed on the wiring line layer, the first and second antireflective coatings being made from different materials. Both antireflective coatings and the wiring line layer are etched through to form wiring lines separated by gaps. The gaps between wiring lines may be filled using high density plasma chemical vapor deposition.Type: GrantFiled: April 11, 2000Date of Patent: April 7, 2009Assignee: United Microelectronics CorporationInventors: Chih-Chien Liu, Ta-Shan Tseng, W. B. Shieh, J. Y. Wu, Water Lur, Shih-Wei Sun