Patents Examined by Aaron Gray
-
Patent number: 10056523Abstract: A method of making a device comprises forming a layer comprising quantum dots over a substrate including a first electrode, fixing the layer comprising quantum dots formed over the substrate, and exposing at least a portion of, and preferably all, exposed surfaces of the fixed layer comprising quantum dots to small molecules. The layer comprising quantum dots can be preferably fixed in the absence or substantial absence of oxygen. Also disclosed is a method of making a device comprises forming a layer comprising quantum dots over a substrate including a first electrode, exposing the layer comprising quantum dots to small molecules and light flux.Type: GrantFiled: November 13, 2016Date of Patent: August 21, 2018Assignee: SAMSUNG RESEARCH AMERICA, INC.Inventors: Peter T. Kazlas, John Spencer Morris, Robert J. Nick, Zoran Popovic, Matthew Stevenson, Jonathan S. Steckel
-
Patent number: 10038139Abstract: The present disclosure provides a resistive random access memory (RRAM) cells and methods of making the same. The RRAM cell includes a transistor and an RRAM structure. The RRAM structure includes a bottom electrode having a via portion and a top portion, a resistive material layer on the bottom electrode having a width that is same as a width of the top portion of the bottom electrode; a capping layer over the bottom electrode; a spacer surrounding the capping layer; and, a top electrode on the capping layer having a smaller width than the resistive material layer. The RRAM cell further includes a conductive material connecting the top electrode of the RRAM structure to a metal layer.Type: GrantFiled: May 2, 2016Date of Patent: July 31, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsia-Wei Chen, Wen-Ting Chu, Kuo-Chi Tu, Chin-Chieh Yang, Chih-Yang Chang, Yu-Wen Liao
-
Patent number: 10032821Abstract: In an imaging device having a waveguide, a surface of an insulating film covering a seal ring is prevented from getting rough. A pixel region, a peripheral circuit region, and a seal region are defined over a semiconductor substrate. After formation of a pad electrode in the peripheral circuit region and a seal ring in the seal ring region, a TEOS film is so formed as to cover the pad electrode and the seal ring. A pattern of a photoresist for exposing a portion of the TEOS film covering the pad electrode and the seal ring, respectively, is formed and etching treatment is subjected to the exposed TEOS film. Then, after the pattern of the photoresist has been formed, a second waveguide holding hole is formed in the pixel region by performing etching treatment.Type: GrantFiled: October 25, 2016Date of Patent: July 24, 2018Assignee: Renesas Electronics CorporationInventor: Kazuo Tomita
-
Patent number: 10026910Abstract: A display apparatus according to one aspect of the present disclosure includes at least one flexible display panel including a first picture element that emits a red light, a second picture element that emits a green light, a third picture element that emits a blue light, and a fourth picture element. Each of the first picture element, the second picture element, and the third picture element includes an organic electroluminescent element as a light source and is driven by an active matrix method. The fourth picture element includes an organic electroluminescent element as a light source and is driven by a passive method.Type: GrantFiled: November 18, 2015Date of Patent: July 17, 2018Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventor: Takaaki Ukeda
-
Patent number: 10026793Abstract: An organic light emitting diode display including a substrate includes a display area and a peripheral area surrounding the display area, an organic light emitting member disposed in the display area, dams disposed in the peripheral area, a thin film encapsulation layer covering a portion of a first dam among the dams and the organic light emitting member, a touch sensing member disposed on the thin film encapsulation layer of the display area, and a first crack sensing member disposed at a position corresponding to the first dam.Type: GrantFiled: November 18, 2015Date of Patent: July 17, 2018Assignee: Samsung Display Co., Ltd.Inventor: Hee Chul Jeon
-
Patent number: 10014322Abstract: A semiconductor structure is provided that contains silicon fins having different heights, while maintaining a reasonable fin height to width ratio for process feasibility. The semiconductor structure includes a first silicon fin of a first height and located on a pedestal portion of a first oxide structure. The structure further includes a second silicon fin of a second height and located on a pedestal portion of a second oxide structure. The first oxide structure and the second oxide structure are interconnected and the second oxide structure has a bottommost surface that is located beneath a bottommost surface of the first oxide structure. Further, the second height of the second silicon fin is greater than the first height of the first silicon fin, yet a topmost surface of the first silicon fin is coplanar with a topmost surface of the second silicon fin.Type: GrantFiled: March 1, 2017Date of Patent: July 3, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Joel P. de Souza, Ali Khakifirooz, Alexander Reznicek, Dominic J. Schepis
-
Patent number: 10014240Abstract: An array includes a substrate having a frontside surface and a backside surface. A backside cavity is formed in the backside surface. Backside through vias extend through the substrate from the frontside surface to the backside surface. Embedded component through vias extend through the substrate from the frontside surface to the backside cavity. An embedded component is mounted within the backside cavity and coupled to the embedded component through vias. In this manner, the embedded component is embedded within the substrate. By embedding the embedded component within the substrate, the overall thickness of the array is minimized. Further, by electrically connecting the embedded component to the embedded component through vias, which are relatively short, the impedance between active surface ends of the embedded component through vias and the bond pads of the embedded component is minimized thus providing superior power management.Type: GrantFiled: September 4, 2015Date of Patent: July 3, 2018Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Michael Kelly, David Jon Hiner
-
Patent number: 10008470Abstract: A method for manufacturing an embedded chip package is provided. The method may include: forming electrically conductive lines over a substrate; placing the substrate next to a chip arrangement comprising a chip, the chip comprising one or more contact pads, wherein one or more of the electrically conductive lines are arranged proximate to a side wall of the chip; and forming one or more electrical interconnects over the chip arrangement to electrically connect at least one electrically conductive line to at least one contact pad.Type: GrantFiled: June 21, 2017Date of Patent: June 26, 2018Assignee: INFINEON TECHNOLOGIES AGInventors: Gottfried Beer, Walter Hartner
-
Patent number: 10002936Abstract: A process for depositing titanium aluminum or tantalum aluminum thin films comprising nitrogen on a substrate in a reaction space can include at least one deposition cycle. The deposition cycle can include alternately and sequentially contacting the substrate with a vapor phase Ti or Ta precursor and a vapor phase Al precursor. At least one of the vapor phase Ti or Ta precursor and the vapor phase Al precursor may contact the substrate in the presence of a vapor phase nitrogen precursor.Type: GrantFiled: October 21, 2015Date of Patent: June 19, 2018Assignee: ASM IP HOLDING B.V.Inventors: Suvi Haukka, Michael Givens, Eric Shero, Jerry Winkler, Petri Räisänen, Timo Asikainen, Chiyu Zhu, Jaakko Anttila
-
Patent number: 9997406Abstract: Disclosed herein is an interconnect structure, including: a dielectric material layer having a cavity having a height, width and length within a dielectric material layer wherein the width is less than or equal to about 100 nanometers and the height to width ratio is less than or equal to about 2.5; a diffusion barrier liner layer disposed in the cavity on the dielectric material; an optional crystallization seed layer disposed on the diffusion barrier liner layer; and a conductive material disposed on the crystallization seed layer when present and filling the opening. When the crystallization seed layer is not present the conductive material is disposed on the diffusion barrier liner.Type: GrantFiled: February 4, 2016Date of Patent: June 12, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Conal E. Murray, Chih-Chao Yang
-
Patent number: 9984969Abstract: Semiconductor device, multi-die packages, and methods of manufacture thereof are described. In an embodiment, a semiconductor device may include: first conductive pillars and second conductive pillars respectively aligned to a first row of first pins and a second row of second pins of a first die, the first pins and the second pins differing in function; a first insulating layer covering surfaces of the first conductive pillars and the second conductive pillars facing away from the first die; first pads disposed on a surface of the first insulating layer facing away from the first die, the first pads substantially aligned to the first conductive pillars; and first traces coupled to the first pads, the first traces extending over a portion of the first insulating layer covering the second conductive pillars.Type: GrantFiled: May 22, 2017Date of Patent: May 29, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Hsien-Wei Chen, An-Jhih Su, Chi-Hsi Wu, Der-Chyang Yeh, Shih-Peng Tai
-
Patent number: 9978982Abstract: The present invention relates to an organic light-emitting display device and a method of fabricating the same. The device may include a base substrate, a thin-film transistor disposed on the base substrate, an organic light-emitting device including a first electrode connected to the thin-film transistor, an organic pattern disposed on the first electrode, and a second electrode disposed on the organic pattern. The device further includes an auxiliary electrode including a connection part and a non-connection part, the connection part being connected to the second electrode. The width of the connection part may be less than that of the non-connection part, when measured in the direction perpendicular to a current flow.Type: GrantFiled: April 20, 2016Date of Patent: May 22, 2018Assignee: Samsung Display Co., Ltd.Inventors: Chaun Gi Choi, Hui Won Yang
-
Patent number: 9966375Abstract: A semiconductor device includes a compound semiconductor layer, where the compound semiconductor layer includes separate fin patterns in separate regions. The separate fin patterns may include different materials. The separate fin patterns may include different dimensions, including one or more of width and height of one or more portions of the fin patterns. The separate fin patterns may include an upper pattern and a lower pattern. The upper pattern and the lower pattern may include different materials. The upper pattern and the lower pattern may include different dimensions. Separate regions may include separate ones of an NMOS or a PMOS. The semiconductor device may include gate electrodes on the compound semiconductor layer. Separate gate electrodes may intersect the separate fin patterns.Type: GrantFiled: February 22, 2016Date of Patent: May 8, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Joon Choi, Tae-Yong Kwon, Mirco Cantoro, Chang-Jae Yang, Dong-Hoon Khang, Woo-Ram Kim, Cheol Kim, Seung-Jin Mun, Seung-Mo Ha, Do-Hyoung Kim, Seong-Ju Kim, So-Ra You, Woong-ki Hong
-
Patent number: 9953979Abstract: A semiconductor device includes a gate stack. The semiconductor device also includes a wrap-around contact arranged around and contacting substantially all surface area of a regrown source/drain region of the semiconductor device proximate to the gate stack.Type: GrantFiled: March 30, 2015Date of Patent: April 24, 2018Assignee: QUALCOMM IncorporatedInventors: Jeffrey Junhao Xu, Stanley Seungchul Song, Vladimir Machkaoutsan, Mustafa Badaroglu, Junjing Bao, John Jianhong Zhu, Da Yang, Choh Fei Yeap
-
Patent number: 9941190Abstract: Semiconductor devices having a through-silicon-via and methods of forming the same are described herein. As an example, a semiconductor device may include a substrate material, a through-silicon-via protrusion extending from the substrate material, a first dielectric material formed on the substrate material, a second dielectric material formed on the first dielectric material, and an interconnect formed on the through-silicon-via protrusion, where the interconnect formed is in an opening in the second dielectric material.Type: GrantFiled: April 3, 2015Date of Patent: April 10, 2018Assignee: Micron Technology, Inc.Inventors: Jaspreet S. Gandhi, Wayne H. Huang
-
Patent number: 9916975Abstract: Semiconductor devices and methods of making semiconductor devices with a barrier layer comprising manganese nitride are described. Also described are semiconductor devices and methods of making same with a barrier layer comprising Mn(N) and, optionally, an adhesion layer.Type: GrantFiled: October 21, 2015Date of Patent: March 13, 2018Assignee: APPLIED MATERIALS, INC.Inventors: Feng Q. Liu, Ben-Li Sheu, David Knapp, David Thompson
-
Patent number: 9917105Abstract: A method of forming replacement fins in a complimentary-metal-oxide-semiconductor (CMOS) device that includes a p-type field effect transistor device (pFET) and an n-type field effect transistor device (nFET) and a CMOS device are described. The method includes forming strained silicon (Si) fins from a strained silicon-on-insulator (SSOI) layer in both an nFET region and a pFET region, forming insulating layers over the strained Si fins, and forming trenches within the insulating layers to expose the strained Si fins in the pFET region only. The method also includes etching the strained Si fins in the pFET region to expose a buried oxide (BOX) layer of the SSOI layer, etching the exposed portions of the BOX layer to expose a bulk substrate, epitaxially growing a Si portion of pFET replacement fins from the bulk substrate, and epitaxially growing silicon germanium (SiGe) portions of the pFET replacement fins on the Si portion of the pFET replacement fins.Type: GrantFiled: March 28, 2016Date of Patent: March 13, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bruce B. Doris, Hong He, Ali Khakifirooz, Junli Wang
-
Patent number: 9905455Abstract: A method for forming contact vias includes providing a substrate comprising a plurality of contact structures embedded in a first dielectric layer, the contacts abutting an upper surface of the first dielectric layer. The method also includes providing a second dielectric layer on the upper surface of the first dielectric layer, and providing contact vias in the second dielectric layer by patterning the second dielectric layer at least at positions corresponding to the contact structures, wherein patterning the second dielectric layer comprises using a DSA patterning technique.Type: GrantFiled: October 21, 2015Date of Patent: February 27, 2018Assignee: IMEC VZWInventors: Boon Teik Chan, Safak Sayan
-
Patent number: 9905642Abstract: The threshold voltage of parasitic transistors formed at corners of shallow trench isolation regions is increased and mobility decreased by employing a high-K dielectric material. Embodiments include STI regions comprising a liner of a high-K dielectric material extending proximate trench corners. Embodiments also include STI regions having a recess formed in the trench, wherein the recess contains a high-K dielectric material, in the form of a layer or spacer, extending proximate trench corners.Type: GrantFiled: April 26, 2016Date of Patent: February 27, 2018Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Shyue Seng Tan, Ying Keung Leung, Elgin Quek
-
Patent number: 9899217Abstract: A method is provided for producing a microelectronic device provided with different strained areas in a superficial layer of a semi-conductor on insulator type substrate, including amorphizing a region of the superficial layer and then a lateral recrystallization of the region from crystalline areas adjoining the region.Type: GrantFiled: November 28, 2014Date of Patent: February 20, 2018Assignees: Commissariat a l'energie atomique et aux energies alternatives, STMICROELECTRONICS SAInventors: Shay Reboh, Yves Morand, Hubert Moriceau