Patents Examined by Ahmed N. Sefer
-
Patent number: 11856858Abstract: A method of forming a piezoelectric film can include providing a wafer in a CVD reaction chamber and forming an aluminum nitride material on the wafer, the aluminum nitride material doped with a first element E1 selected from group IIA or from group IIB and doped with a second element E2 selected from group IVB to provide the aluminum nitride material comprising a crystallinity of less than about 1.5 degree at Full Width Half Maximum (FWHM) to about 10 arcseconds at FWHM measured using X-ray diffraction (XRD).Type: GrantFiled: August 2, 2019Date of Patent: December 26, 2023Assignee: Akoustis, Inc.Inventors: Craig Moe, Jeffrey M. Leathersich, Arthur E. Geiss
-
Patent number: 11854954Abstract: An integrated circuit includes a semiconductor substrate, electronic components integrated in the semiconductor substrate, an electric connection structure overlying the semiconductor substrate, and an conductive region, with elongated shaped, having a first and a second end. The conductive region is formed in the electric connection structure, extends over an entire length of the substrate and is not directly electrically connected to the electronic components. A first and a second synchronization connection element are electrically coupled to the first end and to the second end, respectively, of the conductive region and have each a respective synchronization connection portion facing the coupling face.Type: GrantFiled: January 26, 2021Date of Patent: December 26, 2023Assignee: STMicroelectronics S.r.l.Inventors: Angelo Scuderi, Nicola Marinelli
-
Patent number: 11851749Abstract: A semiconductor device is manufactured by modifying an electromagnetic field within a deposition chamber. In embodiments in which the deposition process is a sputtering process, the electromagnetic field may be modified by adjusting a distance between a first coil and a mounting platform. In other embodiments, the electromagnetic field may be adjusted by applying or removing power from additional coils that are also present.Type: GrantFiled: May 27, 2022Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jen-Chun Wang, Ya-Lien Lee, Chih-Chien Chi, Hung-Wen Su
-
Patent number: 11830859Abstract: A package structure is provided. The package structure includes a first package component and a second package component. The second package component includes a substrate and an electronic component disposed on the substrate, and the first package component is mounted to the substrate. The package structure further includes a ring structure disposed on the second package component and around the first package component. The ring structure has a first foot and a second foot, the first foot and the second foot extend toward the substrate, the electronic component is covered by the ring structure and located between the first foot and the second foot, and the first package component is exposed from the ring structure.Type: GrantFiled: August 30, 2021Date of Patent: November 28, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Hua Wang, Shu-Shen Yeh, Po-Chen Lai, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11830962Abstract: A method for structuring an insulating layer on a semiconductor wafer, at least comprising the steps of: Provision of a semiconductor wafer with a top, a bottom and comprising multiple solar cell stacks, wherein each solar cell stack is a Ge substrate, which forms the bottom of the semiconductor wafer, a Ge subcell and at least two III-V subcells, in the above order, and at least one passage opening, which extends from the top to the bottom of the semiconductor wafer and has a connected side wall, an insulating layer two-dimensionally deposited on the top of the semiconductor wafer, on the side wall of the passage opening and/or on the bottom of the semiconductor wafer, and the deposition of an etch-resistant filling material by means of a printing process on an area of the top which comprises the passage opening, and into the passage opening.Type: GrantFiled: February 9, 2022Date of Patent: November 28, 2023Assignee: AZUR SPACE Solar Power GmbHInventors: Alexander Frey, Benjamin Hagedorn
-
Patent number: 11830783Abstract: Embodiments include semiconductor packages. A semiconductor package include a high-power electronic component and an embedded heat spreader (EHS) in a package substrate. The EHS is adjacent to the high-power electronic component. The semiconductor package includes a plurality of thermal interconnects below the EHS and the package substrate, and a plurality of dies on the package substrate. The thermal interconnects is coupled to the EHS. The EHS is below the high-power electronic component and embedded within the package substrate. The high-power electronic component has a bottom surface substantially proximate to a top surface of the EHS. The EHS is a copper heat sink, and the high-power electronic component is an air core inductor or a voltage regulator. The thermal interconnects are comprised of thermal ball grid array balls or thermal adhesive materials. The thermal interconnects couple a bottom surface of the package substrate to a top surface of a substrate.Type: GrantFiled: October 11, 2019Date of Patent: November 28, 2023Assignee: Intel CorporationInventors: Aastha Uppal, Divya Mani, Je-Young Chang
-
Patent number: 11830907Abstract: A method of forming a semiconductor structure includes following steps. A substrate is provided. The substrate has an active region, an isolation structure adjacent to the active region, and a contact on the active region. A dielectric stack is formed on the substrate. A poly layer is formed on the dielectric stack. The poly layer and the dielectric stack are etched to form an opening to expose the contact of the substrate. A conductive film is formed in the opening and an ALD oxide layer is deposited on a sidewall of the opening. In addition, a semiconductor structure is also disclosed herein.Type: GrantFiled: April 8, 2022Date of Patent: November 28, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Shih-Ting Huang
-
Patent number: 11817460Abstract: A thin film transistor includes a gate, a gate insulating layer, an active layer, an ionized amorphous silicon layer, a source and a drain. The gate insulating layer covers the gate. The active layer is disposed on a side of the gate insulating layer away from the gate. The ionized amorphous silicon layer is disposed on a side of the active layer away from the gate, and the ionized amorphous silicon layer is in contact with the gate insulating layer. The source and the drain are disposed on a side of the ionized amorphous silicon layer away from the gate insulating layer, and the source and the drain are coupled to the active layer through the ionized amorphous silicon layer.Type: GrantFiled: March 27, 2020Date of Patent: November 14, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Chao Luo, Feng Guan, Zhi Wang, Jianhua Du, Yang Lv, Zhaohui Qiang, Chao Li
-
Patent number: 11812674Abstract: In an embodiment, a method includes: growing a phase change material on a platform configured for a semiconductor workpiece process; setting the phase change material to an amorphous state; performing the semiconductor workpiece process within a semiconductor processing chamber; and measuring resistance across two points along the phase change material.Type: GrantFiled: June 1, 2021Date of Patent: November 7, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Mao Chen, Hung-Jen Hsu
-
Patent number: 11804517Abstract: A capacitor of a semiconductor device and a distributed model circuit for the same are disclosed. The capacitor includes a lower electrode layer, a plurality of upper electrode layers disposed over the lower electrode layer, a plurality of dielectric layers disposed between the lower electrode layer and each of the plurality of upper electrode layers, each dielectric layer configured to include a plurality of storage nodes, a plurality of line layers disposed over at least one of the plurality of upper electrode layers, and configured to receive a voltage for measuring an equivalent series resistance (ESR), and a plurality of contacts that electrically couple the plurality of line layers to the at least one of the plurality of upper electrode layers, wherein a resistance resulting from position information of the plurality of line layers and the plurality of contacts in a routing pattern corresponds to the ESR.Type: GrantFiled: August 25, 2020Date of Patent: October 31, 2023Assignee: SK hynix Inc.Inventors: Ung Ki Min, Yong Je Jeon
-
Patent number: 11798890Abstract: An assembly structure includes a core-computing section and a sub-computing section. The core-computing section has a first surface and a second surface opposite to the first surface. The core-computing section includes at least one conductive via electrically connecting the first surface and the second surface. The sub-computing section has a first surface stacked on the first surface of the core-computing section and a second surface opposite to the first surface. The sub-computing section includes at least one conductive via electrically connecting the first surface and the second surface. The assembly structure includes a first signal transmission path and a second signal transmission path. The first signal transmission path is between the at least one conductive via of the sub-computing section and the at least one conductive via of the core-computing section.Type: GrantFiled: January 25, 2022Date of Patent: October 24, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Yuan Kung, Hung-Yi Lin
-
Patent number: 11784214Abstract: A method for fabricating a metal-insulator-metal (MIM) capacitor is provided. The MIM capacitor includes a substrate, a first metal layer, a deposition structure, a dielectric layer and a second metal layer. The first metal layer is disposed on the substate and has a planarized surface. The deposition structure is disposed on the first metal layer, and at least a portion of the deposition structure extends into the planarized surface, wherein the first metal layer and the deposition structure have the same material. The dielectric layer is disposed on the deposition structure. The second metal layer is disposed on the dielectric layer.Type: GrantFiled: August 31, 2022Date of Patent: October 10, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Bo-Wei Huang, Chun-Wei Kang, Ho-Yu Lai, Chih-Sheng Chang
-
Patent number: 11778811Abstract: A semiconductor memory device may include a substrate, a bit line structure extending in one direction on the substrate, the bit line structure including a sidewall, a storage node contact on the sidewall of the bit line structure, first and second spacers between the sidewall of the bit line structure and the storage node contact, the first spacer separated from the second spacer by a space between the first spacer and the second spacer, an interlayer dielectric layer on the bit line structure, the interlayer dielectric layer including a bottom surface, a spacer capping pattern extending downward from the bottom surface of the interlayer dielectric layer toward the space between the first and second spacers, and a landing pad structure penetrating the interlayer dielectric layer, the landing pad structure coupled to the storage node contact.Type: GrantFiled: December 20, 2021Date of Patent: October 3, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dongjun Lee, Sang Chui Shin, Bong-Soo Kim, Jiyoung Kim
-
Patent number: 11776890Abstract: A power semiconductor device includes: a power semiconductor; a base metal sheet; and a flexible printed circuit board (PCB) between the base metal sheet and the power semiconductor. The power semiconductor includes a first power pad on a side facing the flexible PCB, and the flexible PCB includes a conductive pad, one side of which is electrically connected to the first power pad of the power semiconductor and the opposite side of which is electrically connected to the base metal sheet.Type: GrantFiled: January 12, 2021Date of Patent: October 3, 2023Assignee: SAMSUNG SDI CO., LTD.Inventors: Florian Maxl, Markus Pretschuh, Maximilian Hofer, Peter Kurcik
-
Patent number: 11769793Abstract: A metal-insulator-metal (MIM) capacitor module is provided. The MIM capacitor module includes a bottom electrode base formed in a lower metal layer, a bottom electrode conductively coupled to the bottom electrode base, a planar insulator formed over the bottom electrode, and a top electrode formed in an upper metal layer over the insulator. The bottom electrode includes a cup-shaped bottom electrode component and a bottom electrode fill component formed in an interior opening defined by the cup-shaped bottom electrode component.Type: GrantFiled: November 1, 2021Date of Patent: September 26, 2023Assignee: Microchip Technology IncorporatedInventor: Yaojian Leng
-
Patent number: 11769247Abstract: An IC assembly including an exposed pad integrated circuit (“IC”) package having a thermal pad with a top surface and a bottom surface and with at least one peripheral surface portion extending transversely of and continuous with the bottom surface. The bottom surface and the at least one peripheral surface are exposed through a layer of mold compound. Also, methods of making an exposed pad integrated circuit (“IC”) package assembly. One method includes optically inspecting a solder bond bonding a thermal pad of an exposed pad IC package to a printed circuit board. Another method includes wave soldering an exposed pad of an IC package to a printed circuit board.Type: GrantFiled: December 7, 2021Date of Patent: September 26, 2023Assignee: Texas Instruments IncorporatedInventors: Reynaldo Corpuz Javier, Alok Kumar Lohia, Andy Quang Tran
-
Patent number: 11765902Abstract: A memory array comprising strings of memory cells comprises a vertical stack comprising alternating insulative tiers and conductive tiers. Channel-material strings of memory cells are in the stack. The channel-material strings project upwardly from material of an uppermost of the tiers. A first insulator material is above the material of the uppermost tier directly against sides of channel material of the upwardly-projecting channel-material strings. The first insulator material comprises at least one of (a) and (b), where (a): silicon, nitrogen, and one or more of carbon, oxygen, boron, and phosphorus, and (b): silicon carbide. Second insulator material is above the first insulator material. The first and second insulator materials comprise different compositions relative one another. Conductive vias in the second insulator material are individually directly electrically coupled to individual of the channel-material strings. Other embodiments, including methods, are disclosed.Type: GrantFiled: October 1, 2021Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, Lifang Xu
-
Patent number: 11756990Abstract: A capacitor structure including a substrate, a first electrode, a first dielectric layer, a second electrode, a second dielectric layer, a third electrode, and a stress balance layer is provided. The substrate has trenches and a pillar portion located between two adjacent trenches. The first electrode is disposed on the substrate, on the pillar portion, and in the trenches. The first dielectric layer is disposed on the first electrode and in the trenches. The second electrode is disposed on the first dielectric layer and in the trenches. The second dielectric layer is disposed on the second electrode and in the trenches. The third electrode is disposed on the second dielectric layer and in the trenches. The third electrode has a groove, and the groove is located in the trench. The stress balance layer is disposed in the groove.Type: GrantFiled: January 25, 2022Date of Patent: September 12, 2023Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Wei-Yu Lin, Chuan-Chieh Lin
-
Patent number: 11751426Abstract: A hybrid permeation barrier having two complementary layers is disclosed. The barrier includes a first layer with a relatively high stress-thickness in the range of ?1000 MPa-?m to ?200 MPa-?m and a second layer with a relatively low stress-thickness in the range ?150 MPa-?m to 300 MPa-?m. The second layer compensates for the stress caused by the first, thereby allowing for a barrier that provides good permeation without causing failure of the device due to delamination.Type: GrantFiled: October 18, 2017Date of Patent: September 5, 2023Assignee: Universal Display CorporationInventors: Siddharth Harikrishna Mohan, William E. Quinn, Arpit Patel, James Robert Kantor
-
Patent number: 11742816Abstract: An acoustic wave device includes: a substrate; a lower electrode, an air gap being interposed between the lower electrode and the substrate; a piezoelectric film located on the lower electrode; and an upper electrode located on the piezoelectric film such that a resonance region where at least a part of the piezoelectric film is interposed between the upper electrode and the lower electrode is formed and the resonance region overlaps with the air gap in plan view, wherein a surface facing the substrate across the air gap of the lower electrode in a center region of the resonance region is positioned lower than a surface closer to the piezoelectric film of the substrate in an outside of the air gap in plan view.Type: GrantFiled: December 10, 2019Date of Patent: August 29, 2023Assignee: TAIYO YUDEN CO., LTD.Inventors: Taisei Irieda, Tatsuya Aoki, Mitsuhiro Habuta, Satoshi Orito, Shinji Taniguchi