Patents Examined by Ahmed N. Sefer
-
Patent number: 11621199Abstract: A method for manufacturing a semiconductor device includes forming a first vertical transistor structure in a first device region on a substrate, and forming a second vertical transistor structure in a second device region on the substrate. The first vertical transistor structure includes a first plurality of fins, and the second vertical transistor structure includes a second plurality of fins. A plurality of first source/drain regions are grown from upper portions of the first plurality of fins, and a contact liner layer is formed on the first source/drain regions. The method further includes forming a plurality of first silicide portions from the contact liner layer on the first source/drain regions, and forming a plurality of second silicide portions on a plurality of second source/drain regions extending from upper portions of the second plurality of fins. The second silicide portions have a different composition than the first silicide portions.Type: GrantFiled: August 27, 2021Date of Patent: April 4, 2023Assignee: International Business Machines CorporationInventors: Heng Wu, Su Chen Fan, Ruilong Xie, Huai Huang
-
Patent number: 11621318Abstract: The present disclosure provides a capacitor, a semiconductor device, and a method for preparing a capacitor. The semiconductor device includes a plurality of memory cells, at least one of the memory cells including a capacitor. The capacitor includes a first electrode comprising titanium nitride and disposed on a substrate, a dielectric film disposed on the first electrode, a multilayer film disposed on the dielectric film, and a second electrode comprising titanium nitride and disposed on the multilayer film. The method for preparing the capacitor includes forming the first electrode comprising titanium nitride on the substrate, forming a dielectric film on the first electrode, forming the multilayer film on the dielectric film, and forming the second electrode comprising titanium nitride on the multilayer film.Type: GrantFiled: June 25, 2021Date of Patent: April 4, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Mao-Ying Wang, Tse-Yao Huang
-
Patent number: 11610832Abstract: In one general aspect, an apparatus can include a module including a semiconductor die. The apparatus can include a heatsink coupled to the module and including a substrate, and a plurality of protrusions. The apparatus includes a cover defining a channel where the channel is outside of the module and the plurality of protrusions of the heatsink are disposed within the channel, and a sealing mechanism is disposed between the cover and the module is in contact with the module.Type: GrantFiled: May 14, 2020Date of Patent: March 21, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Jerome Teysseyre, Roveendra Paul, Dukyong Lee
-
Patent number: 11601111Abstract: A piezoelectric MEMS resonator is provided. The resonator comprises a single crystal silicon microstructure suspended over a buried cavity created in a silicon substrate and a piezoelectric resonance structure located on the microstructure. The resonator is designed and fabricated based on porous silicon related technologies including selective formation and etching of porous silicon in silicon substrate, porous silicon as scarified material for surface micromachining and porous silicon as substrate for single crystal silicon epitaxial growth. All these porous silicon related technologies are compatible with CMOS technologies and can be conducted in a standard CMOS technologies platform.Type: GrantFiled: June 26, 2020Date of Patent: March 7, 2023Inventor: Xiang Zheng Tu
-
Patent number: 11600740Abstract: A method of forming an opening in an insulating layer covering a semiconductor region including germanium, successively including: the forming of a first masking layer on the insulating layer; the forming on the first masking layer of a second masking layer including an opening; the etching of an opening in the first masking layer, in line with the opening of the second masking layer; the removal of the second masking layer by oxygen-based etching; and the forming of the opening of said insulating layer in line with the opening of the first masking layer, by fluorine-based etching.Type: GrantFiled: August 27, 2020Date of Patent: March 7, 2023Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Willy Ludurczak, Abdelkader Aliane, Jean-Michel Hartmann, Zouhir Mehrez, Philippe Rodriguez
-
Patent number: 11594682Abstract: A composition for use as an electronic material. The composition contains at least one organic semiconducting material, and at least one electrically insulating polymer forming a semiconducting blend wherein the insulating polymer acts as a matrix for the organic semiconducting material resulting in an interpenetrating morphology of the polymer and the semiconductor material. The variation of charge carrier mobility with temperature in the semiconducting blend is less than 20 percent in a temperature range. A method of making a film of an electronic material. The method includes dissolving at least one organic semiconducting material and at least one insulating polymer into an organic solvent in a pre-determined ratio resulting in a semiconducting blend, depositing the blend onto a substrate to form a film comprising an interpenetrating morphology of the at least one insulating polymer and the at least one organic semiconductor material.Type: GrantFiled: November 18, 2021Date of Patent: February 28, 2023Assignee: Purdue Research FoundationInventors: Jianguo Mei, Aristide Gumyusenge
-
Patent number: 11574958Abstract: A memory device according to an embodiment includes a fluid layer extending in a first direction, a particle in the fluid layer, a first control electrode made of a first material, a first insulating film provided between the fluid layer and the first control electrode, a second control electrode made of a second material and provided to be spaced apart from the first control electrode in the first direction, a second insulating film provided between the fluid layer and the second control electrode, a third control electrode made of a third material different from the first material and the second material and provided between the first control electrode and the second control electrode, and a third insulating film provided between the fluid layer and the third control electrode.Type: GrantFiled: September 9, 2021Date of Patent: February 7, 2023Assignee: Kioxia CorporationInventors: Daisuke Matsubayashi, Kensuke Ota
-
Patent number: 11569326Abstract: Disclosed are a display panel and display device. The display panel includes: a sensor setting area and a display area around the sensor setting area, where the sensor setting area includes at least one photosensitive element setting area and each of the at least one photosensitive element setting area is the same.Type: GrantFiled: October 2, 2019Date of Patent: January 31, 2023Assignee: Wuhan Tianma Micro-Electronics Co., Ltd.Inventors: Min Cai, Rili Fei, Yufang Ma, Yangzhao Ma, Ruiyuan Zhou, Zhiqiang Xia, Yingjie Chen
-
Patent number: 11569406Abstract: A PIN device includes: a first doped layer, a second doped layer, and an intrinsic layer between the first doped layer and the second doped layer, where the second doped layer includes a body portion and an electric field isolating portion at least partially enclosing the body portion; and the electric field isolating portion is doped differently from the body portion.Type: GrantFiled: December 19, 2019Date of Patent: January 31, 2023Assignee: BOE Technology Group Co., Ltd.Inventors: Guoqiang Wang, Jiushi Wang, Qingzhao Liu
-
Patent number: 11562944Abstract: A power conversion device includes a plurality of semiconductor modules, a plurality of coolers, and a frame. The frame pressurizes and holds a stacked body in which the semiconductor modules and the coolers are alternately stacked. The frame includes a first frame and a second frame that sandwich the stacked body therebetween. The first frame is a plate material bent to surround the stacked body from three directions, and includes a pair of side walls extending in the stacking direction of the stacked body, and an abutting wall extending between the side walls and abutting the stacked body. The abutting wall is bent outward from the frame. Each of the side walls is bent inward from the frame.Type: GrantFiled: March 26, 2020Date of Patent: January 24, 2023Assignee: DENSO CORPORATIONInventor: Tomoyuki Maeda
-
Patent number: 11557684Abstract: A semiconductor device package includes a substrate, a first encapsulant and a second encapsulant. The substrate has an optical region and a surface-mount technology (SMT) device region. The first encapsulant includes a first portion disposed on the optical region and covers the optical region and a second portion disposed on the SMT device region and covers the SMT device region. The second encapsulant is disposed on the substrate and covers at least a portion of the second portion of the first encapsulant and a portion of the first portion of the first encapsulant.Type: GrantFiled: February 22, 2021Date of Patent: January 17, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Chanyuan Liu
-
Patent number: 11555246Abstract: Described herein is a technique capable of suppressing a deviation in a thickness of a film formed on a substrate. According to one aspect of the technique of the present disclosure, a substrate processing apparatus includes a substrate retainer capable of supporting substrates; a cylindrical process chamber including a discharge part and supply holes; partition parts arranged in the circumferential direction to partition supply chambers communicating with the process chamber through the supply holes; nozzles provided with an ejection hole; and gas supply pipes. The supply chambers includes a first nozzle chamber and a second nozzle chamber, the process gas includes a source gas and an assist gas, the nozzles includes a first nozzle for the assist gas flows and a second nozzle disposed in the second nozzle chamber and through which the source gas flows, and the first nozzle is disposed adjacent to the second nozzle.Type: GrantFiled: April 30, 2021Date of Patent: January 17, 2023Assignee: Kokusai Electric CorporationInventors: Hironori Shimada, Daigi Kamimura
-
Patent number: 11552106Abstract: An array substrate and a manufacturing method thereof are provided. A patterned metal member of the array substrate includes a patterned first metal layer, a patterned second metal layer, and a patterned copper layer which are sequentially disposed on a substrate. An etching rate at which an etching solution etches the second metal layer is less than another etching rate at which the etching solution etches the first metal layer. An adhesion force between the patterned first metal layer and the substrate is greater than another adhesion force between the patterned copper layer and the substrate.Type: GrantFiled: February 18, 2020Date of Patent: January 10, 2023Inventor: Meng Chen
-
Patent number: 11545439Abstract: A package that includes a substrate and an integrated device. The substrate includes a core portion, a first substrate portion and a second substrate portion. The core portion includes a core layer and core interconnects. The first substrate portion is coupled to the core portion. The first substrate portion includes at least one first dielectric layer coupled to the core layer, and a first plurality of interconnects located in the at least one first dielectric layer. The second substrate portion is coupled to the core portion. The second substrate includes at least one second dielectric layer coupled to the core layer, and a second plurality of interconnects located in the at least one second dielectric layer. The core portion and the second substrate portion include a cavity. The integrated device is coupled to the first substrate portion through the cavity of the second substrate portion and the core portion.Type: GrantFiled: September 10, 2020Date of Patent: January 3, 2023Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Hong Bok We, Kuiwon Kang
-
Patent number: 11538996Abstract: The present invention relates to a process to produce compounds of the formula (1) which are suitable for use in electronic devices, as well as to intermediate compounds of formula (Int-1) and compounds of formula (1-1) and (1-2) obtained via the process. These compounds are particularly suitable for use organic electroluminescent devices. The present invention also relate to electronic devices, which comprise these compounds.Type: GrantFiled: September 6, 2019Date of Patent: December 27, 2022Assignee: MERCK PATENT GMBHInventors: Frank Voges, Teresa Mujica-Fernaud, Elvira Montenegro
-
Patent number: 11532782Abstract: A semiconductor device includes first and second contact plugs in an insulating layer that is on a substrate, the first and second contact plugs spaced apart from each other. A spin-orbit torque (SOT) line on the insulating layer and overlapping the first and second contact plug is provided. A magnetic tunnel junction (MTJ) is on the SOT line. An upper electrode is on the MTJ. Each of the first and second contact plugs includes a recess region adjacent the SOT line. A sidewall of the recess region is substantially coplanar with a side surface of the SOT line and a side surface of the MTJ.Type: GrantFiled: May 26, 2021Date of Patent: December 20, 2022Inventors: Kil Ho Lee, Woo Jin Kim, Gwan Hyeob Koh
-
Patent number: 11527491Abstract: A substrate structure has an obtuse portion formed between a side surface and a bottom surface of a substrate body. The obtuse portion includes a plurality of turning surfaces to disperse the stress of the substrate body generated in the packaging process. Therefore, the substrate body is prevented from being cracked. A method for fabricating the substrate structure and an electronic package including the substrate structure are also provided.Type: GrantFiled: June 3, 2021Date of Patent: December 13, 2022Assignee: Siliconware Precision Industries Co., LtdInventors: Po-Hao Wang, Chun-Tang Lin, Shou-Qi Chang, Yu-Hsiang Hsieh
-
Patent number: 11521786Abstract: An inductor built-in substrate includes a core substrate having openings and first through holes, a magnetic resin filled in the openings and having second through holes, first through-hole conductors formed in the first through holes respectively such that each of the first through-hole conductors includes a metal film, and second through-hole conductors formed in the second through holes respectively such that each of the second through-hole conductors includes a metal film and that the metal film in each of the first through-hole conductors has a thickness that is greater than a thickness of the metal film in each of the second through-hole conductors.Type: GrantFiled: April 16, 2020Date of Patent: December 6, 2022Assignee: IBIDEN CO., LTD.Inventors: Hiroaki Kodama, Kazuro Nishiwaki, Kazuhiko Kuranobu, Hiroaki Uno
-
Patent number: 11521989Abstract: A display substrate, a display apparatus, and a manufacturing method of the display substrate are provided. The display substrate includes: a base substrate; and a crystallization induction layer and a polysilicon layer stacked on the base substrate. The crystallization induction layer includes induction layer patterns and intervals between the induction layer patterns. The polysilicon layer includes a portion overlapping the induction layer patterns and a portion overlapping the intervals, a crystallinity of the portion of the polysilicon layer overlapping the induction layer patterns is larger than a crystallinity of the portion of the polysilicon layer overlapping the intervals.Type: GrantFiled: April 30, 2019Date of Patent: December 6, 2022Assignee: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.Inventor: Feng Guan
-
Patent number: 11515341Abstract: The present application relates to the field of display technology and, in particular, to an array substrate, a manufacturing method of the array substrate, and a display device. An array substrate comprises: a base substrate having a pixel display area and a gate drive circuit area; a first thin film transistor formed in the pixel display area, the first thin film transistor comprising a first gate insulating layer; a second thin film transistor formed in the gate drive circuit area, the second thin film transistor comprising a second gate insulating layer, where a thickness of the second gate insulating layer is smaller than a thickness of the first gate insulating layer.Type: GrantFiled: July 20, 2020Date of Patent: November 29, 2022Assignees: FUZHOU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.Inventors: Bin Lin, Yong Zeng, Yazhou Huo, Rong Wu, Zhouyu Chen, Liangliang Li