Patents Examined by Christopher Bartels
-
Patent number: 11960420Abstract: Systems and methods for direct memory control operations on memory data structures. In one implementation, a processing device receives, from a component of an application runtime environment, a request to perform a memory access operation on a portion of a memory space; determines a data structure address for a portion of a memory data structure, wherein the portion of the data structure is associated with the portion of the memory space; and performs, in view of the data structure address, the memory access operation directly on the portion of the memory data structure.Type: GrantFiled: February 16, 2021Date of Patent: April 16, 2024Assignee: Red Hat, Inc.Inventor: Ulrich Drepper
-
Patent number: 11955174Abstract: A switching system includes a content-addressable memory (CAM) and several processing nodes. The CAM can be selectively connected to any one or more of the processing nodes during operation of the switching system, without having to power down or otherwise reboot the switching system. The CAM is selectively connected to a processing node in that electrical paths between the CAM and the processing nodes can be established, torn down, and re-established during operation of the switching system. The switching system can include a connection matrix to selectively establish electrical paths between the CAM and the processing nodes.Type: GrantFiled: February 26, 2020Date of Patent: April 9, 2024Assignee: ARISTA NETWORKS, INC.Inventor: Callum Hunter
-
Patent number: 11954055Abstract: Implementations of the present disclosure are directed to systems and methods for mapping point-to-point channels to packet virtual channels. A chip with an point-to-point interface converts point-to-point data to a packet format. The point-to-point channels are mapped to virtual channels of the packet transmission protocol. Information from multiple point-to-point channels may be combined in a single packet. Among the benefits of implementations of the present disclosure is that point-to-point devices may be connected to a packetized network without losing the benefits of separate channels for different types of communication. This allows existing point-to-point devices to communicate using a packetized network without internal modification or performance degradation.Type: GrantFiled: May 13, 2022Date of Patent: April 9, 2024Assignee: Micron Technology, Inc.Inventors: David Patrick, Tony Brewer
-
Patent number: 11940935Abstract: A computerized system operating in conjunction with computerized apparatus and with a fabric target service in data communication with the computerized apparatus, the system comprising functionality residing on the computerized apparatus, and functionality residing on the fabric target service, which, when operating in combination, enable the computerized apparatus to coordinate access to data.Type: GrantFiled: April 19, 2021Date of Patent: March 26, 2024Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Eliav Bar-Ilan, Oren Duer, Maxim Gurtovoy, Liran Liss, Aviad Shaul Yehezkel
-
Patent number: 11914545Abstract: Configuration states for a computing device and/or associated peripherals (“profiles”) are stored in one or more non-volatile logic (“NVL”) arrays. Using the non-volatile sub-system for the computing device, triggers for reconfiguration of the respective device or peripherals are provided to an NVL array controller, which controls provision of the new profile(s) for the respective device or peripherals over a dedicated bus to a configuration register that stores the active profiles for the device and associated peripherals.Type: GrantFiled: December 29, 2021Date of Patent: February 27, 2024Assignee: Texas Instruments IncorporatedInventors: Andreas Waechter, Mark Jung, Steven Craig Bartling, Sudhanshu Khanna
-
Patent number: 11899599Abstract: Systems, methods, and apparatuses relating to hardware control of processor performance levels are described. In one embodiment, a processor includes a plurality of logical processing elements; and a power management circuit to change a highest non-guaranteed performance level and a highest guaranteed performance level for each of the plurality of logical processing elements, and set a notification in a status register when the highest non-guaranteed performance level is changed to a new highest non-guaranteed performance level.Type: GrantFiled: November 16, 2021Date of Patent: February 13, 2024Assignee: INTEL CORPORATIONInventors: Eliezer Weissmann, Efraim Rotem, Doron Rajwan, Hisham Abu Salah, Ariel Gur, Guy M. Therien, Russell J. Fenger
-
Patent number: 11880314Abstract: A method is provided for using a microcontroller for driving an external device, where the microcontroller comprises a processor coupled to a controller, and the controller comprises a state machine coupled to a storage medium configured to store at least one command executable by the state machine. A drive signal is generated using the controller to drive the external device. The storage medium may be configured by the processor with various commands and waveforms for operating different types of external devices. The proposed microprocessor permits reducing power consumption while at the same time allowing for a broad flexibility of use.Type: GrantFiled: July 27, 2018Date of Patent: January 23, 2024Assignee: Dialog Semiconductor B.V.Inventors: Nikolaos Moschopoulos, Konstantinos Kottikas, Simon de Groot
-
Patent number: 11868303Abstract: A device that may configure itself is disclosed. The device may include an interface that may be used for communications with a chassis. The interface may support a plurality of transport protocols. The device may include a Vital Product Data (VPD) reading logic to read a VPD from the chassis and a built-in self-configuration logic to configure the interface to use one of the transport protocols and to disable alternative transport protocols, responsive to the VPD.Type: GrantFiled: April 9, 2020Date of Patent: January 9, 2024Inventor: Sompong Paul Olarig
-
Patent number: 11853252Abstract: A processing system includes a transmission terminal configured to provide a transmission signal, a reception terminal configured to receive a reception signal, a microprocessor programmable via software instructions, a memory controller configured to be connected to a memory, a serial communication interface, and a communication system. Specifically, the serial communication interface supports a CAN FD Light mode of operation and a UART mode of operation. For this purpose, the serial communication interface comprises a control register, a clock management circuit, a transmission shift register, a transmission control circuit, a reception shift register and a reception control circuit. Accordingly, the microprocessor can transmit and/or receive CAN FD Light or UART frames via the same serial communication interface.Type: GrantFiled: August 15, 2022Date of Patent: December 26, 2023Assignees: STMicroelectronics Application GMBH, STMicroelectronics Design & Application S.R.O.Inventors: Fred Rennig, Vaclav Dvorak
-
Patent number: 11847507Abstract: Two or more semaphores can be used per queue for synchronization of direct memory access (DMA) transfers between a DMA engine and various computational engines by alternating the semaphores across sequential sets of consecutive DMA transfers in the queue. The DMA engine can increment a first semaphore after performing each DMA transfer of a first set of consecutive DMA transfers and a second semaphore after performing each DMA transfer of a second set of consecutive DMA transfers that is after the first set of consecutive DMA transfers in the queue. Each semaphore can be reset when all the computational engines that are dependent on the respective set of consecutive DMA transfers are done waiting on the given semaphore before performing respective operations. After reset, the first semaphore or the second semaphore can be reused for the next set of consecutive DMA transfers in the queue.Type: GrantFiled: December 2, 2020Date of Patent: December 19, 2023Assignee: Amazon Technologies, Inc.Inventor: Drazen Borkovic
-
Patent number: 11847077Abstract: A serial peripheral interface (SPI) integrated circuit (IC) and an operation method thereof are provided. A SPI architecture includes a master IC and a slave IC. When the SPI IC is a master IC, the SPI IC generates first command information for a slave IC, generates first debugging information corresponding to the first command information, and sends the first command information and the first debugging information to the slave IC through a SPI channel. When the SPI IC is the slave IC, the SPI IC receives second command information and second debugging information sent by the master IC through the SPI channel and checks the second command information by using the second debugging information. When the SPI IC is a target slave circuit selected by the master IC, the SPI IC executes the second command information under a condition that the second command information is checked and is correct.Type: GrantFiled: December 6, 2021Date of Patent: December 19, 2023Assignee: HIMAX TECHNOLOGIES LIMITEDInventors: Shan-Chieh Wen, Ming-Huai Weng, Guei-Lan Lin, Che-Hao Chiang, Chi-Cheng Lin
-
Patent number: 11841733Abstract: A method and system for realizing a FPGA server, wherein centralized monitoring and managing all SoC FPGA compute nodes within the server by a motherboard, the motherboard comprising: a plurality of self-defined management interfaces for connecting the SoC FPGA compute nodes to supply power and data switch to the SoC FPGA compute nodes; a management network switch module for interconnecting the SoC FPGA compute nodes and supplying management; and a core control unit for managing the SoC FPGA compute nodes through the self-defined management interfaces and a self-defined management interface protocol, and acquiring operating parameters of the SoC FPGA compute nodes to manage and monitor the SoC FPGA compute nodes based on the management interface protocol.Type: GrantFiled: January 8, 2020Date of Patent: December 12, 2023Assignee: Institute of Computing Technology, Chinese Academy of SciencesInventors: Ke Zhang, Yazhou Wang, Mingyu Chen, Yisong Chang, Ran Zhao, Yungang Bao
-
Patent number: 11835992Abstract: The present disclosure includes apparatuses and methods related to a hybrid memory system interface. An example computing system includes a processing resource and a storage system coupled to the processing resource via a hybrid interface. The hybrid interface can provide an input/output (I/O) access path to the storage system that supports both block level storage I/O access requests and sub-block level storage I/O access requests.Type: GrantFiled: March 4, 2021Date of Patent: December 5, 2023Assignee: Micron Technology, Inc.Inventors: Danilo Caraccio, Marco Dallabora, Daniele Balluchi, Paolo Amato, Luca Porzio
-
Patent number: 11831716Abstract: A system for communication between BMSs of a battery pack including a plurality of BMSs connected to a parallel communication network, and a plurality of slave BMSs allocated with different communication identifiers, each having a variable field; and a master BMS for allocating a communication identifier to each of the plurality of slave BMSs through the parallel communication network, changing a priority determination value allocated to the variable field according to a predetermined condition, and performing communication with the plurality of slave BMSs based on the communication identifier.Type: GrantFiled: September 25, 2019Date of Patent: November 28, 2023Assignee: LG ENERGY SOLUTION, LTD.Inventors: Ho-Chol Nam, Moon-Gyu Choi
-
Patent number: 11809339Abstract: A data bus includes: a transaction selection circuit configured to receive vector data including a plurality of transactions from outside of the data bus, select at least one transaction from the plurality of transactions in which no traffic conflict occurs based on whether there is a traffic conflict among the plurality of transactions, and output the selected at least one transaction; and a memory data path including at least one register and configured to output the selected at least one transaction provided by the transaction selection circuit via the at least one register to the outside of the data bus.Type: GrantFiled: March 3, 2021Date of Patent: November 7, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Keongho Lee, Youngseh Kim, Wonjin Kim, Seungbeom Lee
-
Patent number: 11775452Abstract: In a non-volatile memory controlling device, a first doorbell region is exposed to a configuration space of a host interface and updated when the host issues an input/output (I/O) request command to the host memory. A fetch managing module fetches the command from the host memory in response to an event signal generated when the first doorbell region is updated. A data transferring module checks a location of the host memory based on request information included in the command, and performs a transfer of target data for the I/O request between the host memory and the non-volatile memory module. A completion handling module writes a completion request in the host memory and handles an interrupt when the data transferring module completes to process the I/O request. A second doorbell region is exposed to the configuration space and updated when the I/O service is terminated by the host.Type: GrantFiled: July 22, 2021Date of Patent: October 3, 2023Inventor: Myoungsoo Jung
-
Patent number: 11755526Abstract: A portable, application-specific USB autorun device, following connection to a computer terminal, automatically initialises or presents itself as a known type of device and then automatically sends to the terminal a sequence of data complying with a standard protocol, that sequence of data automatically causing content to be accessed or a task to be initiated. The device (i) includes a standardised USB module that includes a USB microcontroller, the standardised module being designed to be attached to or embedded in multiple types of different, application specific packages but (ii) excludes mass memory storage for applications or end-user data.Type: GrantFiled: September 21, 2020Date of Patent: September 12, 2023Assignee: ARKEYTYP IP LIMITEDInventors: Thomas Steven Hulbert, Durrell Grant Bevington Bishop
-
Patent number: 11733363Abstract: Programmable ultrasound probes and methods of operation are described. The ultrasound probe may include memory storing parameter data and may also include a parameter loader which loads the parameter data into programmable circuitry of the ultrasound probe. In some instances, the ultrasound probe may include circuitry grouped into modules which may be repeatable and which may be coupled together to allow data to be exchanged between the modules.Type: GrantFiled: August 30, 2021Date of Patent: August 22, 2023Assignee: BFLY Operations, IncInventors: Tyler S. Ralston, Andrew J. Casper, Nevada J. Sanchez
-
Patent number: 11714765Abstract: An apparatus is provided that includes a network interface to transmit and receive data packets over a network; a memory including one or more buffers; an arithmetic logic unit to perform arithmetic operations for organizing and combining the data packets; and a circuitry to receive, via the network interface, data packets from the network; aggregate, via the arithmetic logic unit, the received data packets in the one or more buffers at a network rate; and transmit, via the network interface, the aggregated data packets to one or more compute nodes in the network, thereby optimizing latency incurred in combining the received data packets and transmitting the aggregated data packets, and hence accelerating a bulk data allreduce operation. One embodiment provides a system and method for performing the allreduce operation. During operation, the system performs the allreduce operation by pacing network operations for enhancing performance of the allreduce operation.Type: GrantFiled: July 23, 2021Date of Patent: August 1, 2023Assignee: Hewlett Packard Enterprise Development LPInventors: Keith D. Underwood, Robert L. Alverson, Duncan Roweth, Nathan L. Wichmann
-
Patent number: 11704274Abstract: In one embodiment, an apparatus includes a host controller to couple to an interconnect to which a plurality of devices may be coupled. The host controller may include: a first driver to drive first information onto a first line of the interconnect; a second driver to drive a clock signal onto a second line of the interconnect; and a mode control circuit to cause the second driver to drive the clock signal onto the second line of the interconnect in a first mode and to cause the first driver and the second driver to drive differential information onto the first line and the second line of the interconnect in a second mode. Other embodiments are described and claimed.Type: GrantFiled: September 20, 2021Date of Patent: July 18, 2023Assignee: Intel CorporationInventor: Amit Kumar Srivastava