Patents Examined by Cynthia Britt
-
Patent number: 11444636Abstract: A quantum computing system and associated methods. An exemplary method includes generating a specification from a binary matrix and at least one quantum check operator. The binary matrix is based at least in part on a classical error correcting code and the quantum check operator(s) is/are based on at least one multiple-qubit Pauli operator. The specification indicates which ancilla qubits are to be coupled to which data qubits. The data qubits are prepared as a plurality of multiple-qubit entangled states. The exemplary method also includes directing quantum hardware components of the quantum computing system to couple each of selected ones of the data qubits to one or more of the ancilla qubits in accordance with the couplings indicated in the specification. Each of the plurality of multiple-qubit entangled states is coupled to a plurality of the ancilla qubits.Type: GrantFiled: October 11, 2019Date of Patent: September 13, 2022Assignee: ERROR CORP.Inventor: Dennis Lucarelli
-
Patent number: 11443826Abstract: Systems and methods presented herein provide for testing degradation in a storage device. In one embodiment, a storage controller is operable to test individual portions of a first of the plurality of storage areas of the storage device by: analyzing individual portions of the first storage area; determining that one or more of the individual portions of the first storage area have failed; and retire the failed one or more portions of the first storage area. The storage controller is further operable to write to the first storage area using an error correction code (ECC), and to test the remaining portions of the first storage area to determine whether the first storage area should be retired in response to writing to the first storage area.Type: GrantFiled: May 26, 2020Date of Patent: September 13, 2022Assignee: Seagate Technology LLCInventors: Ludovic Danjean, Abdelhakim Alhussien, Erich Franz Haratsch
-
Patent number: 11442103Abstract: An apparatus is provided which comprises: a multi-bit quad latch with an internally coupled level sensitive scan circuitry; and a combinational logic coupled to an output of the multi-bit quad latch. Another apparatus is provided which comprises: a plurality of sequential logic circuitries; and a clocking circuitry comprising inverters, wherein the clocking circuitry is shared by the plurality of sequential logic circuitries.Type: GrantFiled: April 26, 2021Date of Patent: September 13, 2022Assignee: Intel CorporationInventors: Amit Agarwal, Ram Krishnamurthy, Satish Damaraju, Steven Hsu, Simeon Realov
-
Patent number: 11435401Abstract: A fault rules engine generates a plurality of fault rules files, each of the fault rules files is associated with a respective cell type of a plurality of cell types in an integrated circuit (IC) design. Each fault rules file includes data quantifying a nominal delay for a given two-cycle test pattern and data quantifying a delta delay for the given two-cycle test pattern corresponding to a given candidate defect of a plurality of candidate defects of a given cell type of the plurality of cell types in the IC design. An IC test engine extracts an input to output propagation delay for each cell instance from a standard delay format (SDF) file for the IC design and generates cell-aware test patterns for each cell instance of each cell type in the IC design based on the plurality of fault rules files and the extracted input to output propagation delays.Type: GrantFiled: February 22, 2021Date of Patent: September 6, 2022Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Arvind Chokhani, Joseph Michael Swenton, Santosh Subhaschandra Malagi
-
Patent number: 11428736Abstract: This disclosure describes a test architecture that supports a common approach to testing individual die and dies in a 3D stack arrangement. The test architecture uses an improved TAP design to facilitate the testing of parallel test circuits within the die.Type: GrantFiled: May 18, 2021Date of Patent: August 30, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Lee D. Whetsel
-
Patent number: 11429482Abstract: Systems and methods for correcting data errors in memory caused by high-temperature processing of the memory are provided. An integrated circuit (IC) die including a memory is formed. Addresses of memory locations that are susceptible to data loss when subjected to elevated temperatures are determined. Bits of data are written to the memory, where the bits of data include a set of bits written to the memory locations. The set of bits are written to a storage device of the IC die that is not susceptible to data loss when subjected to the elevated temperatures, the subset of bits comprise compressed code. At least one of the bits stored at the addresses is overwritten after subjecting the IC die to an elevated temperature. The at least one of the bits is overwritten based on the set of bits written to the storage device.Type: GrantFiled: February 18, 2021Date of Patent: August 30, 2022Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yu-Der Chih, Ching-Huang Wang, Yi-Chun Shih, Meng-Chun Shih, C. Y. Wang
-
Patent number: 11424855Abstract: Aspects of the present disclosure provide techniques for physical broadcast channel (PBCH) and master information block (MIB) design. An example method is provided for operations which may be performed by a user equipment (UE). The example method generally comprises receiving, a first number of symbols within a first subframe on a physical channel, performing a first blind decode on the first number of symbols to obtain a first set of bits, performing one or more cyclic shifts on the first set of bits, calculating a redundancy check value for the first set of bits, and decoding an information block based on the whether the redundancy check value passes. Aspects of the present disclosure provide techniques for transmission configurations. An example method is provided for operations which may be performed by a base station (BS).Type: GrantFiled: December 16, 2016Date of Patent: August 23, 2022Assignee: QUALCOMM IncorporatedInventors: Alberto Rico Alvarino, Xiaofeng Wang, Peter Gaal, Wanshi Chen, Juan Montojo, Hao Xu
-
Patent number: 11409689Abstract: A device of a data testing environment including a node configured to connect the device to a tester; one or more processors configured to receive from the node an electrical signal alternating between at least a first state and a second state, the first state representing a data transmission trigger and the second state representing a data transmission opportunity; determine a timing of the data transmission opportunity based on the received electrical signal; and send data to the node during the data transmission opportunity in response to receiving the data transmission trigger.Type: GrantFiled: May 6, 2020Date of Patent: August 9, 2022Assignee: Infineon Technologies AGInventors: Siak Pin Lim, Govindraya Sanoor Prabhu, Tue Fatt David Wee, Hu Xu
-
Patent number: 11408935Abstract: The present disclosure relates to an apparatus comprising: a host device or a System-on-Chip: a memory component having an independent structure and including at least an array of memory cells organized in sub-arrays with associated decoding and sensing circuitry; a JTAG interface in said at least an array of memory cells including a boundary-scan architecture; an instruction register in said boundary-scan architecture of the JTAG interface including at least a couple of Bits indicative of the presence of a Test Data Input (TDI) signal. The apparatus has an extended TDI functionality using the data IO to improve the overall performances. A method for improving the communication between a Host or SoC device and an associated independent memory component is also disclosed.Type: GrantFiled: May 31, 2019Date of Patent: August 9, 2022Assignee: Micron Technology, Inc.Inventors: Antonino Mondello, Alberto Troia
-
Patent number: 11408936Abstract: A scan chain may be formed throughout an integrated circuit in which the scan chain is coupled to a set of pins via bi-directional input/output (I/O) buffers. A state machine may be provided to control the scan chain. Decoding logic may monitor states and transitions between states and generate pseudo static control signals in response to certain states and transition sequences in order to free up test pins for use as additional scan data I/O pins using a single JTAG IR. A test pattern may be received from an external tester using the set of I/O pins and buffers operating in parallel. The test pattern may then be provided to combinatorial logic circuitry coupled to the scan chain. A response pattern may be captured in the scan chain. The response pattern may then be provided to the external tester using the same set of I/O pins and buffers operating in parallel.Type: GrantFiled: July 6, 2020Date of Patent: August 9, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Mudasir Shafat Kawoosa, Rajesh Mittal
-
Patent number: 11404141Abstract: A processing device in a memory sub-system determines a write-to-read delay time for a segment of a memory device read during a first read operation using a first read voltage level. The processing device further determines that the write-to-read delay time is associated with a second read voltage level and performs a read refresh operation on at least a portion of the segment of the memory device using the second read voltage level.Type: GrantFiled: April 13, 2021Date of Patent: August 2, 2022Assignee: Micron Technology, Inc.Inventors: Tingjun Xie, Zhengang Chen
-
Patent number: 11391769Abstract: A test control port (TCP) includes a state machine SM, an instruction register IR, data registers DRs, a gating circuit and a TDO MX. The SM inputs TCI signals and outputs control signals to the IR and to the DR. During instruction or data scans, the IR or DRs are enabled to input data from TDI and output data to the TDO MX and the top surface TDO signal. The bottom surface TCI inputs may be coupled to the top surface TCO signals via the gating circuit. The top surface TDI signal may be coupled to the bottom surface TDO signal via TDO MX. This allows concatenating or daisy-chaining the IR and DR of a TCP of a lower die with an IR and DR of a TCP of a die stacked on top of the lower die.Type: GrantFiled: January 29, 2021Date of Patent: July 19, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Lee D. Whetsel
-
Patent number: 11393548Abstract: In one embodiment, a system maintains metadata associating each block of a plurality of blocks of the memory device with a corresponding frequency access group, where each frequency access group is associated with a corresponding scan frequency. The system determines that a first predetermined time period has elapsed since a last scan operation performed with respect to one or more blocks of the memory device, where the first predetermined time period specifies a first scan frequency. The system selects, based on the metadata, at least one block from a first frequency access group associated with the first scan frequency. The system performs a scan operation with respect to the selected block.Type: GrantFiled: December 18, 2020Date of Patent: July 19, 2022Assignee: Micron Technology, Inc.Inventors: Renato C. Padilla, Sampath K. Ratnam, Christopher M. Smitchger, Vamsi Pavan Rayaprolu, Gary F. Besinga, Michael G. Miller, Tawalin Opastrakoon
-
Patent number: 11392317Abstract: An embodiment may involve a network interface configured to capture data packets into a binary format and a non-volatile memory configured to temporarily store the data packets received by way of the network interface. The embodiment may also involve a first array of processing elements each configured to independently and asynchronously: (i) read a chunk of data packets from the non-volatile memory, (ii) identify flows of data packets within the chunk, and (iii) generate flow representations for the flows. The embodiment may also involve a second array of processing elements configured to: (i) receive the flow representations from the first array of processing elements, (ii) identify and aggregate common flows across the flow representations into an aggregated flow representation, (iii) based on a filter specification, remove one or more of the flows from the aggregated flow representation, and (iv) write information from the aggregated flow representation to the database.Type: GrantFiled: April 21, 2020Date of Patent: July 19, 2022Assignee: fmad engineering kabushiki gaishaInventor: Aaron Foo
-
Patent number: 11385288Abstract: A method tests at least three devices, each device including a test chain having a plurality of positions storing test data. The testing includes comparing test data in a last position of the test chain of each of the devices, and shifting test data in the test chains of each of the devices and storing a result of the comparison in a first position of the test chains of each of the devices. The comparing and the shifting and storing are repeated until all the stored test data has been compared. The at least three devices may have a same functionality and a same structure.Type: GrantFiled: September 24, 2020Date of Patent: July 12, 2022Assignee: STMICROELECTRONICS SAInventors: Ricardo Gomez Gomez, Sylvain Clerc
-
Patent number: 11387943Abstract: A first communication unit 11 repeatedly transmits the same data signal as a transmitted data signal to a second communication unit 23 at shorter time intervals than an acknowledgement time in which an ACK signal is returned from the second communication unit 23 without any failure. As a result, even when the transmitted data signal is garbled in the middle of a transmission path due to noise, the second communication unit 23 can rapidly receive the repeatedly transmitted same data signal.Type: GrantFiled: May 22, 2019Date of Patent: July 12, 2022Assignee: KOWA COMPANY, LTD.Inventors: Tomohisa Azegami, Kenichi Namiki
-
Patent number: 11386965Abstract: There are provided a memory device, a memory system including the memory device, and an operating method of the memory system. The memory device includes a memory cell array including a plurality of memory blocks, a peripheral circuit for performing a read operation by applying a read voltage to a selected memory block among the plurality of memory blocks, and control logic for controlling the peripheral circuit to perform a normal read operation using initially set voltages and a read retry operation using new read voltages. The peripheral circuit performs the read retry operation by using the new read voltage corresponding to program states other than at least one program state included in a specific threshold voltage region among a plurality of program states of the selected memory block.Type: GrantFiled: October 11, 2019Date of Patent: July 12, 2022Assignee: SK hynix Inc.Inventor: Dong Uk Lee
-
Patent number: 11378622Abstract: Fault injection testing for field programmable gate array (FPGA) devices including: interfacing with a FPGA device under test (DUT); imaging a configuration RAM (CRAM) of the FPGA DUT with a first configuration image to define a first operational function of the FPGA DUT where the CRAM includes a plurality of CRAM bits, injecting a plurality of single event upsets into a portion of the plurality of the CRAM bits while the FPGA DUT is operating; concurrently monitoring operations of the FPGA DUT and a reference FPGA device; comparing outputs of the FPGA DUT with outputs of the reference FPGA device during concurrent operations, and if there is a mismatch between the outputs of the FPGA DUT and the reference FPGA, determining that error events have occurred within the FPGA DUT; and storing the error events and CRAM location data associated with corresponding single event upsets in an error log.Type: GrantFiled: January 5, 2021Date of Patent: July 5, 2022Assignee: Raytheon CompanyInventors: Patrick Fleming, Mustafa Amin, James Bynes, III, Patrick Llorens, Dale D. Kachuche, Brian Clebowicz, William Rowe, Alfredo Lara, Neal Pollack
-
Patent number: 11378623Abstract: A method includes executing a test against a first structure and a second structure of a built-in self-test circuit. Each of the first and second structures include a plurality of latches arranged as a plurality of stump chains. The method also includes unloading a first result of the test from the plurality of stump chains of the first structure and a second result of the test from the plurality of stump chains of the second structure. The method further includes determining that the plurality of stump chains of the first structure includes a faulty latch based on the first result not matching the second result.Type: GrantFiled: December 8, 2020Date of Patent: July 5, 2022Assignee: International Business Machines CorporationInventors: Steven Michael Douskey, Orazio Pasquale Forlenza, Mary P. Kusko, Franco Motika, Gerard Michael Salem
-
Patent number: 11373723Abstract: The present invention provides an encoder built-in self-test (BIST) circuit applied in a flash memory controller, wherein the encoder BIST circuit includes a control circuit and an encoder. In operations of the encoder BIST circuit, without accessing any flash memory, the control circuit generates input data to the encoder, and the encoder encodes the input data to generate a check code to the control circuit, wherein the check code is arranged to determine whether functions of the encoder fail or not.Type: GrantFiled: February 18, 2019Date of Patent: June 28, 2022Assignee: Silicon Motion, Inc.Inventor: Tsung-Chieh Yang