Patents Examined by Didarul Mazumder
-
Patent number: 11791279Abstract: A semiconductor device according to an embodiment includes a stacked body having first films and second films that are alternately stacked, a light shielding film provided in a specific layer of the stacked body and having a higher optical absorptivity than that of the second films, and a channel film extending in the stacked body in the stacking direction. The channel film includes a first part located on an upper side than the light shielding film in the stacking direction and containing a monocrystalline semiconductor.Type: GrantFiled: September 14, 2020Date of Patent: October 17, 2023Assignee: Kioxia CorporationInventors: Tatsunori Isogai, Masaki Noguchi, Tatsufumi Hamada, Shinichi Sotome
-
Patent number: 11791446Abstract: A micro device includes a securing layer, a plurality of micro device units that are separated from each other and that are spaced apart from the securing layer, and a connecting layer that interconnects the micro device units in at least one group of two or more and that is connected to the securing layer so that the micro device units are connected to the securing layer through the connecting layer. A method of making the micro device is also provided.Type: GrantFiled: September 23, 2019Date of Patent: October 17, 2023Assignee: XIAMEN SAN'AN OPTOELECTRONICS CO., LTD.Inventors: Cui-Cui Sheng, Du-Xiang Wang, Bing-Xian Chung, Chun-Yi Wu, Chao-Yu Wu
-
Patent number: 11791343Abstract: The disclosure provides an electronic device, which includes a substrate, two adjacent pixels, a first scan line, and two adjacent light shielding layers. The two adjacent pixels are disposed on the substrate and arranged along the first direction. A first pixel of the two adjacent pixels includes a first sub-pixel, and the first sub-pixel includes a first active region and a first conductive element electrically connected to the first active region. The first scan line is extending along the first direction. The two adjacent light shielding layers are respectively disposed between the two adjacent pixels and the substrate. The two adjacent light shielding layers are spaced apart by a first gap region, and the first gap region overlaps the first conductive element. The display device of the disclosure can reduce the problem of image quality degradation caused by photo-leakage current.Type: GrantFiled: June 22, 2022Date of Patent: October 17, 2023Assignee: Innolux CorporationInventors: Ming-Jou Tai, Chia-Hao Tsai
-
Patent number: 11782284Abstract: Disclosed is a cost-effective method to fabricate a multifunctional collimator structure for contact image sensors to filter ambient infrared light to reduce noises. In one embodiment, an optical collimator, includes: a dielectric layer; a substrate; a plurality of via holes; and a conductive layer, wherein the dielectric layer is formed over the substrate, wherein the plurality of via holes are configured as an array along a lateral direction of a first surface of the dielectric layer, wherein each of the plurality of via holes extends through the dielectric layer and the substrate from the first surface of the dielectric layer to a second surface of the substrate in a vertical direction.Type: GrantFiled: August 8, 2022Date of Patent: October 10, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsin-Yu Chen, Yen-Chiang Liu, Jiun-Jie Chiou, Jia-Syuan Li, You-Cheng Jhang, Shin-Hua Chen, Lavanya Sanagavarapu, Han-Zong Pan, Chun-Peng Li, Chia-Chun Hung, Ching-Hsiang Hu, Wei-Ding Wu, Jui-Chun Weng, Ji-Hong Chiang, Hsi-Cheng Hsu
-
Patent number: 11784219Abstract: Methods for forming semiconductor structures are provided. The method includes forming a fin structure over a substrate and forming a dummy gate structure across the fin structure. The method further includes forming a spacer layer on a sidewall of the fin structure at a source/drain region. The method further includes removing at least a portion of the spacer layer to enlarge the source/drain region and forming a source/drain structure in the source/drain region.Type: GrantFiled: June 4, 2021Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mark Van Dal, Gerben Doornbos, Chung-Te Lin
-
Patent number: 11784231Abstract: According to one embodiment, a semiconductor device includes a memory region and a peripheral circuit region, the peripheral circuit region includes a first region and a second region outside of the first region. The semiconductor device includes, in the first region, a transistor including a gate insulating layer and a gate structure that includes a gate electrode. A first structure is in the second region and includes a first insulating layer and a dummy gate electrode on the first insulating layer. The first insulating layer has a side surface facing outward from the peripheral circuit region and a second insulating layer that covers the first side surface and is an insulating material other than a silicon oxide.Type: GrantFiled: August 28, 2020Date of Patent: October 10, 2023Assignee: Kioxia CorporationInventor: Takahisa Kanemura
-
Patent number: 11784183Abstract: Systems and methods are provided for fabricating a semiconductor device structure. An example semiconductor device structure includes a first device layer, a second device layer and an inter-level connection structure. The first device layer includes a first conductive layer and a first dielectric layer formed on the first conductive layer, the first device layer being formed on a substrate. The second device layer includes a second conductive layer, the second device layer being formed on the first device layer. The inter-level connection structure includes one or more conductive materials and configured to electrically connect to the first conductive layer and the second conductive layer, the inter-level connection structure penetrating at least part of the first dielectric layer. The first conductive layer is configured to electrically connect to a first electrode structure of a first semiconductor device within the first device layer.Type: GrantFiled: December 19, 2022Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yi-Tang Lin, Clement Hsingjen Wann, Neng-Kuo Chen
-
Patent number: 11778862Abstract: In a display device including a pixel arranged therein, the pixel including a light emitting unit in which an anode electrode is formed in the uppermost layer of a multilayer wiring structure formed by alternately stacking a plurality of insulating layers and a plurality of wiring layers, and a capacitor element electrically connected to the anode electrode of the light emitting unit, or in an electronic device including the display device, the capacitor element including a first electrode formed in a wiring layer below the anode electrode, a second electrode formed opposite to the first electrode, and attached to the anode electrode of the light emitting unit via a conductive rib, and a first insulating layer interposed between the first electrode and the second electrode.Type: GrantFiled: July 25, 2017Date of Patent: October 3, 2023Assignee: Sony Semiconductor Solutions CorporationInventors: Kiwamu Miura, Naobumi Toyomura
-
Patent number: 11778818Abstract: An alternating stack of insulating layers and electrically conductive layers, a retro-stepped dielectric material portion overlying stepped surfaces of the alternating stack, and memory stack structures extending through the alternating stack are formed over a substrate. A patterned etch mask layer including discrete openings is formed thereabove. Via cavities through an upper region of the retro-stepped dielectric material portion by performing a first anisotropic etch process. Metal plates are selectively formed on physically exposed surfaces of a first subset of the electrically conductive layers by a selective metal deposition process. A subset of the via cavities without any metal plates therein are vertically extended downward by performing a second anisotropic etch process while the metal plates protect underlying electrically conductive layers. Via cavities can be formed without punching through electrically conductive layers.Type: GrantFiled: July 21, 2020Date of Patent: October 3, 2023Assignee: SANDISK TECHNOLOGIES LLCInventors: Ryo Mochizuki, Yasuo Kasagi, Michiaki Sano, Junji Oh, Yujin Terasawa, Hiroaki Namba
-
Patent number: 11778879Abstract: A display device includes a substrate, a circuit element layer on the substrate, a display element layer on the circuit element layer, a sealing film on the display element layer, an oxide film on the sealing film, a barrier metal layer on the oxide film, and a wiring layer on the barrier metal layer, wherein a surface of the sealing film in contact with the oxide film has concave/convexities, and the barrier metal layer is formed by titanium nitride. A height of the concave/convexities of the surface of the sealing film may be less than 30 nm. A thickness of the oxide film may be 5 nm or less.Type: GrantFiled: April 26, 2022Date of Patent: October 3, 2023Assignee: Japan Display Inc.Inventor: Nobuto Managaki
-
Patent number: 11778819Abstract: A NAND flash memory capable of reducing the planar size of a memory cell is provided. The three-dimensional NAND flash memory includes a substrate, an insulating layer, a lower conductive layer (a source), a three-dimensional memory cell structure, and a bit line. The memory cell structure includes a plurality of strip-shaped gate stacks including stacks of insulators and conductors stacked along a vertical direction from the substrate; and a plurality of channel stacks separately arranged along one side of the gate stack. An upper end of the channel stack is electrically connected to the orthogonal bit line, and a lower end of the channel stack is electrically connected to the lower conductive layer.Type: GrantFiled: July 22, 2020Date of Patent: October 3, 2023Assignee: Winbond Electronics Corp.Inventor: Riichiro Shirota
-
Patent number: 11776905Abstract: A package structure including an interposer, a semiconductor die, through insulator vias, an insulating encapsulant and a redistribution layer is provided. The interposer includes a core structure having a first and second surface, first metal layers disposed on the first and second surface, second metal layers disposed on the second surface over the first metal layers, and third metal layers disposed on the second surface over the second metal layers. The semiconductor die is disposed on the interposer. The through insulator vias are disposed on the interposer and electrically connected to the plurality of first metal layers. The insulating encapsulant is disposed on the interposer over the first surface and encapsulating the semiconductor die and the plurality of through insulator vias. The redistribution layer is disposed on the insulating encapsulant and electrically connected to the semiconductor die and the plurality of through insulator vias.Type: GrantFiled: August 9, 2022Date of Patent: October 3, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chuei-Tang Wang, Tin-Hao Kuo
-
Patent number: 11770979Abstract: A memory device includes a bottom electrode, a conductive layer such as an alloy including ruthenium and tungsten above the bottom electrode and a perpendicular magnetic tunnel junction (pMTJ) on the conductive layer. In an embodiment, the pMTJ includes a fixed magnet, a tunnel barrier above the fixed magnet and a free magnet on the tunnel barrier. The memory device further includes a synthetic antiferromagnetic (SAF) structure that is ferromagnetically coupled with the fixed magnet to pin a magnetization of the fixed magnet. The conductive layer has a crystal texture which promotes high quality FCC <111> crystal texture in the SAF structure and improves perpendicular magnetic anisotropy of the fixed magnet.Type: GrantFiled: June 29, 2018Date of Patent: September 26, 2023Assignee: Intel CorporationInventors: Daniel Ouellette, Justin Brockman, Tofizur Rahman, Angeline Smith, Andrew Smith, Christopher Wiegand, Oleg Golonzka
-
Patent number: 11769840Abstract: A schottky barrier diode element having a silicon (Si) substrate, an oxide semiconductor layer and a schottky electrode layer, wherein the oxide semiconductor layer includes a polycrystalline and/or amorphous oxide semiconductor having a band gap of 3.0 eV or more and 5.6 eV or less.Type: GrantFiled: May 25, 2017Date of Patent: September 26, 2023Assignee: IDEMITSU KOSAN CO., LTD.Inventors: Shigekazu Tomai, Masatoshi Shibata, Emi Kawashima, Koki Yano, Hiromi Hayasaka
-
Patent number: 11765897Abstract: Embodiments of structure and methods for forming a three-dimensional (3D) memory device are provided. In an example, a method for forming a 3D memory device includes forming a bottom select structure extending along a vertical direction through a bottom conductor layer over a substrate and along a horizontal direction to divide the bottom conductor layer into a pair of bottom select conductor layers, forming a plurality of conductor layers and a plurality of insulating layers interleaved on the pair of bottom select conductor layers and the bottom select structure, and forming a plurality of channel structures extending along the vertical direction through the pair of bottom select conductor layers, the plurality of conductor layers, and the plurality of insulating layers and into the substrate.Type: GrantFiled: November 21, 2020Date of Patent: September 19, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Zongliang Huo, Haohao Yang, Wei Xu, Ping Yan, Pan Huang, Wenbin Zhou
-
Patent number: 11765896Abstract: There are provided a semiconductor device and a manufacturing method thereof. The semiconductor device includes: a stack structure; a source structure; a channel structure penetrating the stack structure, the channel structure being connected to the source structure; and a first memory layer interposed between the channel structure and the stack structure. The source structure includes a first protrusion part protruding between the first memory layer and the channel structure.Type: GrantFiled: July 20, 2020Date of Patent: September 19, 2023Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 11764268Abstract: A semiconductor device, includes: gate electrodes spaced apart from each other and on a substrate; channel structures penetrating the gate electrodes, each of channel structures including a channel layer, a gate dielectric layer between the channel layer and the gate electrodes, a channel insulating layer filling between the channel layers, a channel pad on the channel insulating layer; and separation regions penetrating the gate electrodes, and spaced apart from each other, wherein the gate dielectric layer extends upwardly, further than the channel layer upwardly such that a portion of an inner side surface of the gate dielectric layer contacts the channel pad, the channel pad includes a lower pad on an upper end of the channel layer and the inner side surface of the gate dielectric layer, and having a first recess between the inner side surfaces of the gate dielectric layer; and an upper pad having a first portion in the first recess and a second portion extending from the first portion in a direction, parType: GrantFiled: May 20, 2022Date of Patent: September 19, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Sunggil Kim, Kyengmun Kang, Juyon Suh, Hyeeun Hong
-
Patent number: 11764314Abstract: An imaging device may include single-photon avalanche diodes (SPADs). To improve the sensitivity and signal-to-noise ratio of the SPADs, light scattering structures may be formed in the semiconductor substrate to increase the path length of incident light through the semiconductor substrate. The light scattering structures may include a low-index material formed in trenches in the semiconductor substrate. The light scattering structures may have different sizes and/or a layout with a non-uniform number of structures per unit area. SPAD devices may also include isolation structures in a ring around the SPADs to prevent crosstalk. The isolation structures may include metal-filled deep trench isolation structures. The metal filler may include tungsten.Type: GrantFiled: September 3, 2020Date of Patent: September 19, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Swarnal Borthakur
-
Patent number: 11764181Abstract: Provided are a semiconductor package and a method for fabricating the semiconductor package. The method includes the followings steps: a first workpiece is provided, where the first workpiece includes a first substrate and multiple first rewiring structures arranged on the first substrate at intervals, and each first rewiring structure includes at least two first rewiring layers; an encapsulation layer is formed on the first rewiring structures, where the encapsulation layer is provided with multiple first through holes, and the first through holes expose one first rewiring layer; at least two second rewiring layers are disposed on a side of the encapsulation layer facing away from the first rewiring layer; multiple semiconductor elements are provided, where the semiconductor elements are arranged on a side of the first rewiring structures facing away from the encapsulation layer, where the first rewiring layers are electrically connected to pins of the semiconductor elements.Type: GrantFiled: June 1, 2022Date of Patent: September 19, 2023Assignees: Shanghai Tianma Micro-Electronics Co., Ltd., Shanghai AVIC OPTO Electronics Co., Ltd.Inventors: Feng Qin, Kerui Xi, Tingting Cui, Jie Zhang, Xuhui Peng
-
Patent number: 11758723Abstract: A method for forming a three-dimensional (3D) memory device includes forming a cut structure in a stack structure. The stack structure includes interleaved a plurality of initial sacrificial layers and a plurality of initial insulating layers. The method also includes removing portions of the stack structure adjacent to the cut structure to form a slit structure and an initial support structure. The initial support structure divides the slit structure into a plurality of slit openings. The method further includes forming a plurality of conductor portions in the initial support structure through the plurality of slit openings. The method also includes forming a source contact in each of the plurality of slit openings. The method also includes removing portions of the initial support structure to form a support structure. The support structure includes an adhesion portion extending through the support structure.Type: GrantFiled: January 13, 2021Date of Patent: September 12, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Qingqing Wang, Wei Xu, Pan Huang, Ping Yan, Zongliang Huo, Wenbin Zhou