Patents Examined by Eric Coleman
-
Patent number: 11231925Abstract: A data processing device has an instruction decoder, a control logic unit, and ALU. The instruction decoder decodes instruction codes of an arithmetic instruction. The control logic unit detects the effective data width of operation data to be processed according to the decode result from the instruction decoder and determines the number of cycles for the instruction execution corresponding to the effective, data width. The ALU executes the instruction with the number of cycles of the instruction execution determined by the control logic unit.Type: GrantFiled: January 21, 2020Date of Patent: January 25, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Sugako Ohtani, Hiroyuki Kondo
-
Patent number: 11226928Abstract: A packet transmission apparatus includes a processor such as a CPU, a first processing chip, and a second processing chip. The second processing chip is separately connected to the processor and the first processing chip. For example, it may be considered that the second processing chip is disposed between the processor and the first processing chip. The first processing chip is a non-programmable chip such as an ASIC chip, and the second processing chip is a programmable chip such as an FPGA chip. The second processing chip supports a second functional, and the second functional is updatable. Both the processor and the first processing chip are configured to exchange a packet with the second processing chip. The second processing chip is configured to process a received packet based on the second functional, and send the processed packet to the processor or the first processing chip.Type: GrantFiled: July 14, 2020Date of Patent: January 18, 2022Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Zhongtian Guo, Tao Li
-
Patent number: 11221851Abstract: Embodiments of the present disclosure provide a method, executed by a computing device, for configuring a vector operation, an apparatus, a device, and a storage medium. The method includes obtaining information indicating at least one configurable vector operation parameter. The information indicating the at least one configurable vector operation parameter indicates a type and a value of the configurable vector operation parameter. The method further includes: based on the type and the value of the configurable vector operation parameter, configuring multiple vector operation circuits to enable each of the vector operation circuits to execute a target vector operation including two or more basic vector operations and defined based on the type and value of the configurable vector operation parameter.Type: GrantFiled: July 23, 2020Date of Patent: January 11, 2022Assignees: BEIJING BAIDU NETCOM SCIENCE AND TECHNOLOGY CO., LTD., KUNLUNXIN TECHNOLOGY (BEIJING) COMPANY LIMITEDInventors: Huimin Li, Peng Wu, Jian Ouyang
-
Patent number: 11216279Abstract: A processor includes a prediction engine coupled to a training engine. The prediction engine includes a loop exit predictor. The training engine includes a loop exit branch monitor coupled to a loop detector. Based on at least one of a plurality of call return levels, the loop detector of the processor takes a snapshot of a retired predicted block during a first retirement time, compares the snapshot to a subsequent retired predicted block at a second retirement time, and based on the comparison, identifies a loop and loop exit branches within the loop for use by the loop exit branch monitor and the loop exit predictor to determine whether to override a general purpose conditional prediction.Type: GrantFiled: November 26, 2018Date of Patent: January 4, 2022Assignee: Advanced Micro Devices, Inc.Inventors: Anthony Jarvis, Thomas Clouqueur
-
Patent number: 11210096Abstract: A vector friendly instruction format and execution thereof. According to one embodiment of the invention, a processor is configured to execute an instruction set. The instruction set includes a vector friendly instruction format. The vector friendly instruction format has a plurality of fields including a base operation field, a modifier field, an augmentation operation field, and a data element width field, wherein the first instruction format supports different versions of base operations and different augmentation operations through placement of different values in the base operation field, the modifier field, the alpha field, the beta field, and the data element width field, and wherein only one of the different values may be placed in each of the base operation field, the modifier field, the alpha field, the beta field, and the data element width field on each occurrence of an instruction in the first instruction format in instruction streams.Type: GrantFiled: August 27, 2020Date of Patent: December 28, 2021Assignee: INTEL CORPORATIONInventors: Robert C. Valentine, Jesus Corbal San Adrian, Roger Espasa Sans, Robert D. Cavin, Bret L. Toll, Santiago Galan Duran, Jeffrey G. Wiedemeier, Sridhar Samudrala, Milind Baburao Girkar, Edward Thomas Grochowski, Jonathan Cannon Hall, Dennis R. Bradford, Elmoustapha Ould-Ahmed-Vall, James C Abel, Mark Charney, Seth Abraham, Suleyman Sair, Andrew Thomas Forsyth, Lisa Wu, Charles Yount
-
Patent number: 11210600Abstract: A quantum processing comprises n fixed-frequency quantum circuits of distinct frequencies, where n?3. The device further comprises a frequency-tunable coupler, designed in such a manner that its frequency can be concomitantly modulated at m frequencies, where m?2, and wherein said m frequencies correspond, each, to a difference of energy between a respective pair of quantum states spanned by the quantum circuits. The quantum circuits are, each, coupled to the tunable coupler. The method may rely on modulating the frequency of the tunable coupler concomitantly at said m frequencies. This, for example, is done so as to drive m energy transitions between connected pairs of states spanned by the quantum circuits and achieve an entangled state of the quantum circuits as a superposition of l states spanned by the quantum circuits, l?m.Type: GrantFiled: May 9, 2018Date of Patent: December 28, 2021Assignee: International Business Machines CorporationInventors: Gian R. von Salis, Nikolaj Moll, Marc Ganzhorn, Daniel J. Egger, Stefan Filipp
-
Patent number: 11204774Abstract: Techniques are disclosed relating to a thread-group-scoped gate instruction. In some embodiments, graphics processor circuitry is configured to execute, for multiple SIMD groups of a thread group, a graphics program that includes a gate instruction. During execution of the gate instruction for a first SIMD group, the processor accesses state information to determine that a threshold number of other SIMD groups in the thread group have not yet executed the gate instruction. Based on the determination, the processor executes a particular set of instructions of the graphics program for the first SIMD group (that is not executed by one or more other SIMD groups that reach the gate instruction after the first SIMD group). For example, the particular set of instructions may be a utility program that performs one or more operations for the entire thread group but is only executed by a subset of the SIMD groups.Type: GrantFiled: August 31, 2020Date of Patent: December 21, 2021Assignee: Apple Inc.Inventors: Benjiman L. Goodman, Anjana Rajendran, Jeffrey A. Lohman, Terence M. Potter
-
Patent number: 11204977Abstract: Described herein is an accelerator device including a host interface, a fabric interconnect coupled with the host interface, and one or more hardware tiles coupled with the fabric interconnect, the one or more hardware tiles including sparse matrix multiply acceleration hardware including a systolic array with feedback inputs.Type: GrantFiled: June 26, 2020Date of Patent: December 21, 2021Assignee: Intel CorporationInventors: Subramaniam Maiyuran, Jorge Parra, Supratim Pal, Ashutosh Garg, Shubra Marwaha, Chandra Gurram, Darin Starkey, Durgesh Borkar, Varghese George
-
Patent number: 11188342Abstract: An apparatus and method for a speculative conditional move instruction. A processor comprising: a decoder to decode a first speculative conditional move instruction; a prediction storage to store prediction data related to previously executed speculative conditional move instructions; and execution circuitry to read first prediction data associated with the speculative conditional move instruction and to execute the speculative conditional move instruction either speculatively or non-speculatively based on the first prediction data.Type: GrantFiled: April 1, 2020Date of Patent: November 30, 2021Assignee: Intel CorporationInventors: Amjad Aboud, Gadi Haber, Jared Warner Stark, IV
-
Patent number: 11182337Abstract: An apparatus to facilitate computing efficient cross channel operations in parallel computing machines using systolic arrays is disclosed. The apparatus includes a plurality of registers and one or more processing elements communicably coupled to the plurality of registers. The one or more processing elements include a systolic array circuit to perform cross-channel operations on source data received from a single source register of the plurality of registers, the systolic array circuit modified to receive inputs from the single source register and route elements of the single source register to multiple channels in the systolic array circuit.Type: GrantFiled: June 12, 2020Date of Patent: November 23, 2021Assignee: INTEL CORPORATIONInventors: Subramaniam Maiyuran, Jorge Parra, Supratim Pal, Chandra Gurram
-
Patent number: 11182157Abstract: To efficiently search for a ground state of an Ising model and efficiently solve a combinatorial optimization problem. An information processing device represents an interaction relation of an Ising model as a complete bipartite graph in which N spins of a first spin group and N spins of a second spin group are connected to each other, stores an energy function in which an interaction between an i-th spin of the first spin group and a j (=i)-th spin of the second spin group is set such that the i-th spin of the first spin group and the j-th spin of the second spin group have the same value and searches for a ground state of the Ising model based on the energy function. The information processing device searches for the ground state by applying an algorithm of a simulated annealing method to the above-described energy function.Type: GrantFiled: April 26, 2019Date of Patent: November 23, 2021Assignee: HITACHI, LTD.Inventor: Takuya Okuyama
-
Patent number: 11175914Abstract: A method includes receiving a request to modify a first value of a first field of a first item in a self-describing data system, and obtaining a domain comprising items in the self-describing data system. The first item and a second item are included in items, and the second item comprises a second field having a second value. The method includes calculating, based on a rule of the second field, a dependency of the second value on the first value. The rule specifies how the second value is to be calculated using the first value. The method includes modifying, based on the request, the first value. The method includes receiving an event triggered by the modification to the first value. The method includes, responsive to the event, calculating the second value based on the rule, and storing the second value in the second field.Type: GrantFiled: June 26, 2020Date of Patent: November 16, 2021Assignee: ARAS CORPORATIONInventor: Sean Coleman
-
Patent number: 11169956Abstract: One aspect of the invention provides a computer comprising a plurality of interconnected processing nodes arranged in a ladder configuration comprising a plurality of facing pairs of processing nodes. The processing nodes of each pair are connected to each other by two links. A processing node in each pair is connected to a corresponding processing node in an adjacent pair by at least one link. The processing nodes are programmed to operate the ladder configuration to transmit data around two embedded one-dimensional rings formed by respective sets of processing nodes and links, each ring using all processing nodes in the ladder once only.Type: GrantFiled: March 26, 2020Date of Patent: November 9, 2021Assignee: GRAPHCORE LIMITEDInventors: Simon Knowles, Ola Torudbakken, Stephen Felix, Lars Paul Huse
-
Patent number: 11169807Abstract: A processor comprising a processor pipeline comprising one or more execution units configured to execute branch instructions, a branch predictor associated with the processor pipeline and configured to predict a branch instruction outcome, a branch classification unit associated with the processor pipeline and the branch prediction unit. The branch classification unit is configured to, in response to detecting a branch instruction, classify the branch instruction as at least one of the following: a simple branch or a hard-to-predict (HTP) branch, wherein a threshold used for the classification is dynamically adjusted based on a workload of the processor.Type: GrantFiled: February 11, 2020Date of Patent: November 9, 2021Assignee: International Business Machines CorporationInventors: Puneeth A. H. Bhat, Satish Kumar Sadasivam, Shruti Saxena
-
Patent number: 11151470Abstract: A method to evaluate a semiconductor-superconductor heterojunction for use in a qubit register of a topological quantum computer includes measuring a radio-frequency (RF) junction admittance of the semiconductor-superconductor heterojunction to obtain mapping data; finding by analysis of the mapping data one or more regions of a parameter space consistent with an unbroken topological phase of the semiconductor-superconductor heterojunction; measuring a sub-RF conductance including a non-local conductance of the semiconductor-superconductor heterojunction in each of the one or more regions of the parameter space, to obtain refinement data; and finding by analysis of the refinement data a boundary of the unbroken topological phase in the parameter space and a topological gap of the semiconductor-superconductor heterojunction for at least one of the one or more regions of the parameter space.Type: GrantFiled: May 28, 2020Date of Patent: October 19, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Dmitry Pikulin, Mason L Thomas, Chetan Vasudeo Nayak, Roman Mykolayovych Lutchyn, Georg Wolfgang Winkler, Sebastian Heedt, Gijsbertus De Lange, Bernard Van Heck, Esteban Adrian Martinez, Lucas Casparis, Torsten Karzig
-
Patent number: 11144317Abstract: An AC parallelization circuit includes a transmitting circuit configured to transmit a stop signal to instruct a device for executing calculation in an iteration immediately preceding an iteration for which a concerned device is responsible to stop the calculation in loop-carried dependency calculation; and an estimating circuit configured to generate, as a result of executing the calculation in the preceding iteration, an estimated value to be provided to an arithmetic circuit when the transmitting circuit transmits the stop signal.Type: GrantFiled: August 20, 2020Date of Patent: October 12, 2021Assignee: FUJITSU LIMITEDInventor: Hisanao Akima
-
Patent number: 11144319Abstract: In an approach to dynamic redistribution of register files, whether a redistribution of register files is necessary is determined. Responsive to determining that the redistribution of register files is necessary, one or more register file transfers that have not yet completed are flushed. One or more register file write locations are allocated for each architected register based on a register free list. Source data is read from each architected register. The source data is written to the one or more register file write locations.Type: GrantFiled: July 28, 2020Date of Patent: October 12, 2021Assignee: International Business Machines CorporationInventors: Steven J. Battle, Susan E. Eisen, Dung Q. Nguyen, Salma Ayub, Albert J. Van Norstrand, Jr., Kent Li, Kurt A. Feiste, Christian Gerhard Zoellin
-
Patent number: 11138012Abstract: A processor with fault generating circuitry responsive to detecting a processor write is to a stack location that is write protected, such as for storing a return address at the stack location.Type: GrantFiled: March 31, 2020Date of Patent: October 5, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Erik Newton Shreve, Eric Thierry Peeters, Per Torstein Roine
-
Patent number: 11138013Abstract: An apparatus that includes a program controller to fetch and issue instructions is described. The apparatus includes an execution lane having at least one execution unit to execute the instructions. The execution lane is part of an execution lane array that is coupled to a two dimensional shift register array structure, wherein, execution lane s of the execution lane array are located at respective array locations and are coupled to dedicated registers at same respective array locations in the two-dimensional shift register array.Type: GrantFiled: August 24, 2020Date of Patent: October 5, 2021Assignee: Google LLCInventors: Albert Meixner, Jason Rupert Redgrave, Ofer Shacham, Daniel Frederic Finchelstein, Qiuling Zhu
-
Patent number: 11138014Abstract: A branch predictor provides a predicted branch instruction outcome for a current block of at least one instruction. The branch predictor comprises branch prediction tables to store branch prediction entries providing branch prediction information; lookup circuitry to perform, based on indexing information associated with the current block, a table lookup in a looked up subset of the branch prediction tables; and prediction generating circuitry to generate the predicted branch instruction outcome for the current block based on the branch prediction information in the branch prediction entries looked up in the looked up subset of branch prediction tables. The looked up subset of branch prediction tables is selected based on lookup filtering information obtained for the current block. Lookups to tables other than the looked up subset are suppressed.Type: GrantFiled: January 29, 2020Date of Patent: October 5, 2021Assignee: Arm LimitedInventors: Yasuo Ishii, Houdhaifa Bouzguarrou, Thibaut Elie Lanois, Guillaume Bolbenes