Patents Examined by Ermias Woldegeorgis
-
Patent number: 9070678Abstract: A chip-sized, wafer level packaged device including a portion of a semiconductor wafer including a device, at least one packaging layer containing silicon and formed over the device, a first ball grid array formed over a surface of the at least one packaging layer and being electrically connected to the device and a second ball grid array formed over a surface of the portion of the semiconductor wafer and being electrically connected to the device.Type: GrantFiled: February 11, 2014Date of Patent: June 30, 2015Assignee: Tessera, Inc.Inventors: Andrey Grinman, David Ovrutsky, Charles Rosenstein, Vage Oganesian
-
Patent number: 9059138Abstract: A heterojunction bipolar transistor (HBT) structure, method of manufacturing the same and design structure thereof are provided. The HBT structure includes a semiconductor substrate having a sub-collector region therein. The HBT structure further includes a collector region overlying a portion of the sub-collector region. The HBT structure further includes an intrinsic base layer overlying at least a portion of the collector region. The HBT structure further includes an extrinsic base layer adjacent to and electrically connected to the intrinsic base layer. The HBT structure further includes an isolation region extending vertically between the extrinsic base layer and the sub-collector region. The HBT structure further includes an emitter overlying a portion of the intrinsic base layer. The HBT structure further includes a collector contact electrically connected to the sub-collector region. The collector contact advantageously extends through at least a portion of the extrinsic base layer.Type: GrantFiled: January 25, 2012Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Renata Camillo-Castillo, Zhong-Xiang He, Jeffrey B. Johnson, Qizhi Liu, Xuefeng Liu
-
Patent number: 9054111Abstract: An electronic device can include a package device structure including a die encapsulated within a packaging material. The package device structure can have a first side and a second side opposite the first side. The electronic device can include a first layer along the first side of the package device structure. The first layer can be capable of causing a first deformation of the package device structure. The electronic device can also include a second layer along the second side of the package device structure. The second layer can be capable of causing a second deformation of the package device structure, the second deformation opposite the first deformation.Type: GrantFiled: April 7, 2009Date of Patent: June 9, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Jianwen Xu, Lizabeth Ann A. Keser, Goerge R. Leal, Betty H. Yeung
-
Patent number: 9048415Abstract: Memory cells (e.g., CBRAM cells) include an ion source material over an active material and an electrode comprising metal silicide over the ion source material. The ion source material may include at least one of a chalcogenide material and a metal. Apparatuses, such as systems and devices, include a plurality of such memory cells. Memory cells include an adhesion material of metal silicide between a ion source material and an electrode of elemental metal. Methods of forming a memory cell include forming a first electrode, forming an active material, forming an ion source material, and forming a second electrode including metal silicide over the metal ion source material. Methods of adhering a material including copper and a material including tungsten include forming a tungsten silicide material over a material including copper and treating the materials.Type: GrantFiled: January 11, 2012Date of Patent: June 2, 2015Assignee: Micron Technology, Inc.Inventors: Dale W. Collins, Marko Milojevic, Scott E. Sills, Si-Young Park
-
Patent number: 9041202Abstract: An object is to provide a semiconductor device with high aperture ratio or a manufacturing method thereof. Another object is to provide semiconductor device with low power consumption or a manufacturing method thereof. A light-transmitting conductive layer which functions as a gate electrode, a gate insulating film formed over the light-transmitting conductive layer, a semiconductor layer formed over the light-transmitting conductive layer which functions as the gate electrode with the gate insulating film interposed therebetween, and a light-transmitting conductive layer which is electrically connected to the semiconductor layer and functions as source and drain electrodes are included.Type: GrantFiled: May 4, 2009Date of Patent: May 26, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 9024408Abstract: A method of manufacturing double-sided semiconductor die by performing a first plurality of processes to a first side of a wafer and performing a second plurality of processes to a second side of the wafer, thereby forming at least a first semiconductor device on the first side of the wafer and at least a second semiconductor device on the second side of the wafer. The wafer may be cut to form a plurality of die having at least one semiconductor device on each side.Type: GrantFiled: December 29, 2010Date of Patent: May 5, 2015Assignee: STMicroelectronics, Inc.Inventor: Ming Fang
-
Patent number: 9024327Abstract: A semiconductor device structure is disclosed that includes a wide-bandgap semiconductor portion selected from the group consisting of silicon carbide and the Group III nitrides. An interconnect structure is made to the semiconductor portion, and the interconnect structure includes at least two diffusion barrier layers alternating with two respective high electrical conductivity layers. The diffusion barrier layers have a coefficient of thermal expansion different from and lower than the coefficient of thermal expansion of the high electrical conductivity layers. The difference in the respective coefficients of thermal expansions are large enough to constrain the expansion of the high conductivity layers but less than a difference that would create a strain between adjacent layers that would exceed the bond strength between the layers.Type: GrantFiled: December 14, 2007Date of Patent: May 5, 2015Assignee: Cree, Inc.Inventors: Allan Ward, Jason Henning
-
Patent number: 9018695Abstract: A semiconductor device and a method for manufacturing the same are disclosed, which can form a gate electrode material only in a recess of a buried gate cell structure, improve a Gate Induced Drain Leakage (GIDL) of a gate electrode material and a junction (i.e., drain region), prevent the gate electrode material from overlapping with the junction (i.e., drain region), and adjust the depth of junction, thereby improving channel resistance. The method for manufacturing a semiconductor device includes forming a device isolation region defining an active region over a semiconductor substrate, burying a gate electrode material in the semiconductor substrate, forming a gate electrode pattern by etching the gate electrode material, wherein the gate electrode pattern is formed at sidewalls of the active region including a source region, and forming a capping layer in the exposed active region.Type: GrantFiled: December 29, 2010Date of Patent: April 28, 2015Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Patent number: 9018655Abstract: The present disclosure provides a method for forming a light-emitting apparatus, comprising providing a first board having a plurality of first metal contacts, providing a substrate, forming a plurality of light-emitting stacks and trenches on the substrate, wherein the light-emitting stacks are apart from each other by the plurality of the trenches, bonding the light-emitting stacks to the first board, forming an encapsulating material commonly on the plurality of the light-emitting stacks, and cutting the first board and the encapsulating material to form a plurality of chip-scale LED units.Type: GrantFiled: November 18, 2013Date of Patent: April 28, 2015Assignee: Epistar CorporationInventors: Chuan-Cheng Tu, Jen-Chau Wu, Yuh-Ren Shieh, Tzer-Perng Chen, Min-Hsun Hsieh
-
Patent number: 9012920Abstract: Disclosed are a GaN (gallium nitride) compound power semiconductor device and a manufacturing method thereof. The gallium nitride compound power semiconductor device includes: a gallium nitride compound element formed by being grown on a wafer; a contact pad including a source, a drain, and a gate connecting with the gallium nitride compound element; a module substrate to which the nitride gallium compound element is flip-chip bonded; a bonding pad formed on the module substrate; and a bump formed on the bonding pad of the module substrate so that the contact pad and the bonding pad are flip-chip bonded.Type: GrantFiled: April 22, 2013Date of Patent: April 21, 2015Assignee: Electronics and Telecommunications Research InstituteInventors: Chull Won Ju, Hae Cheon Kim, Hyung Sup Yoon, Woo Jin Chang, Sang-Heung Lee, Dong-Young Kim, Jong-Won Lim, Dong Min Kang, Ho Kyun Ahn, Jong Min Lee, Eun Soo Nam
-
Patent number: 9000461Abstract: An optoelectronic element includes an optoelectronic unit having a first top surface, a first bottom surface opposite to the first top surface, and a lateral surface between the first top surface and the first bottom surface; a first transparent structure covering the lateral surface and exposing the first top surface of the optoelectronic unit; a first insulating layer on the first top surface and the first transparent structure; a second insulating layer on the first insulating layer; a first opening through the first insulating layer and the second insulating layer; and a first conductive layer on the second insulating layer and electrically connecting to the optoelectronic unit via the first opening.Type: GrantFiled: August 9, 2011Date of Patent: April 7, 2015Assignee: Epistar CorporationInventors: Cheng-Nan Han, Tsung-Xian Lee, Min-Hsun Hsieh, Hung-Hsuan Chen, Hsin-Mao Liu, Hsing-Chao Chen, Ching-San Tao, Chih-Peng Ni, Tzer-Perng Chen, Jen-Chau Wu
-
Patent number: 8994120Abstract: A motor control multilayer printed wiring board includes: a multilayer printed wiring board having a plurality of laminated conductor layers; an upper-row FET connected to the conductor layers and configured to control a motor; a lower-row FET connected to the conductor layers and arranged at a location at which the lower-row FET overlaps with the upper-row FET in a laminated direction in which the conductor layers are laminated, the lower-row FET being configured to control the motor; and a heat dissipation mechanism arranged on the multilayer printed wiring board and arranged at a location at which the heat dissipation mechanism overlaps with at least one of the upper-row FET and the lower-row FET in the laminated direction.Type: GrantFiled: April 19, 2013Date of Patent: March 31, 2015Assignee: JTEKT CorporationInventor: Nobuhiro Uchida
-
Patent number: 8987700Abstract: A memory device includes a plurality of side-wall electrodes formed on a first side-wall of a trench within an insulating layer over a first plurality of contacts in an array of contacts in a substrate. The plurality of side-wall electrodes contact respective top surfaces of the first plurality of contacts. The side-wall electrodes respectively comprise a layer of tantalum nitride, having a composition TaxNy, where y is greater than x, and a layer of electrode material having a lower electrical resistivity and a lower thermal resistivity than the layer of tantalum nitride. Top surfaces of the plurality of side-wall electrodes contact memory material. A second plurality of side-wall electrodes may be formed on a second side-wall of the trench over a second plurality of contacts in the array of contacts.Type: GrantFiled: December 2, 2011Date of Patent: March 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Sheng-Chih Lai, Hsiang-Lan Lung, Matthew J. Breitwisch
-
Patent number: 8987703Abstract: An apparatus includes a substrate, a sequence of crystalline semiconductor layers on a planar surface of the substrate, and first and second sets of electrodes over the sequence. The sequence has a 2D quantum well therein. The first set of electrodes border opposite sides of a lateral region of the sequence and are controllable to vary a width of a non-depleted portion of the quantum well along the top surface. The second set of electrodes border channels between the lateral region and first and second adjacent lateral areas of the sequence and are controllable to vary widths of non-depleted segments of the quantum well in the channels. The electrodes are such that straight lines connecting the lateral areas via the channels either pass between one of the electrodes and the substrate or are misaligned to an effective [1 1 0] lattice direction of the sequence.Type: GrantFiled: January 12, 2012Date of Patent: March 24, 2015Assignee: Alcatel LucentInventor: Robert L. Willett
-
Patent number: 8987758Abstract: A barrier film composite includes a decoupling layer and a barrier layer. The barrier layer includes a first region and a second region that is thinner than the first region.Type: GrantFiled: December 29, 2010Date of Patent: March 24, 2015Assignee: Samsung Display Co., Ltd.Inventors: Dong-Won Han, Robert Jan Visser, Lorenza Moro
-
Patent number: 8987831Abstract: Static random access memory (SRAM) cells and SRAM cell arrays are disclosed. In one embodiment, an SRAM cell includes a pull-up transistor. The pull-up transistor includes a Fin field effect transistor (FinFET) that has a fin of semiconductive material. An active region is disposed within the fin. A contact is disposed over the active region of the pull-up transistor. The contact is a slot contact that is disposed in a first direction. The active region of the pull-up transistor is disposed in a second direction. The second direction is non-perpendicular to the first direction.Type: GrantFiled: January 12, 2012Date of Patent: March 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 8987060Abstract: A method for making the same is disclosed. First, a first substrate and a second substrate are provided. The first substrate includes a release film attached to a carrier. The second substrate includes a copper film covered with a solder mask. Second, the solder masked is patterned. Next, the release film and the patterned solder mask are pressed together so that the first substrate is attached to the second substrate. Then, the copper film is patterned to form a first pattern and a second pattern. The first pattern is in direct contact with the release film and the second pattern is in direct contact with the patterned solder mask. Later, a passivation is formed to cover the first pattern and the second pattern to form a circuit board structure. Afterwards, a package is formed on the carrier to form a packaging structure.Type: GrantFiled: April 16, 2013Date of Patent: March 24, 2015Assignee: Advance Materials CorporationInventor: Lee-Sheng Yen
-
Patent number: 8963177Abstract: A semiconductor light emitting element, includes: a laminated structure body including an n-type semiconductor layer, a p-type semiconductor layer, and a light emitting layer; a p-side electrode provided in contact with the p-type semiconductor layer; an n-side electrode provided in contact with the n-type semiconductor layer; a highly reflective insulating layer provided in contact with the n-type semiconductor layer and having a higher reflectance than a reflectance of the n-side electrode; and an upper metal layer provided on at least a part of the n-side electrode and on at least a part of the highly reflective insulating layer and electrically connected to the n-side electrode. An area of a region of the n-side electrode in contact with the n-type semiconductor layer is smaller than an area of a region of the highly reflective insulating layer sandwiched between the n-type semiconductor layer and the upper metal layer.Type: GrantFiled: March 5, 2010Date of Patent: February 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Katsuno, Yasuo Ohba, Kei Kaneko, Mitsuhiro Kushibe
-
Patent number: 8952404Abstract: A light-emitting device package having improved connection reliability of a bonding wire, heat dissipation properties, and light quality due to post-molding and a method of manufacturing the light-emitting device package. The light-emitting device package includes, for example, a wiring substrate having an opening; a light-emitting device that is disposed on the wiring substrate and covers the opening; a bonding wire electrically connecting a bottom surface of the wiring substrate to a bottom surface of the light-emitting device via the opening; a molding member that surrounds a side surface of the light-emitting device and not a top surface of the light-emitting device, which is an emission surface, is formed on a portion of a top surface of the wiring substrate, and is formed in the opening of the wiring substrate to cover the bonding wire; and a solder resist and a bump formed on the bottom surface of the wiring substrate.Type: GrantFiled: January 11, 2012Date of Patent: February 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Cheol-jun Yoo, Young-hee Song
-
Patent number: 8946821Abstract: SRAM integrated circuits are provided having pull up and pull down transistors of an SRAM cell fabricated in and on a silicon substrate. A layer of insulating material overlies the pull up and pull down transistors. Pass gate transistors of the SRAM cell are fabricated in a semiconducting layer overlying the layer of insulating material.Type: GrantFiled: January 11, 2012Date of Patent: February 3, 2015Assignee: Globalfoundries, Inc.Inventors: Matthias Goldbach, Peter Baars