Patents Examined by Farid Khan
-
Patent number: 8476118Abstract: A semiconductor device and a fabrication method of the semiconductor device, the semiconductor device including: a gate electrode, a source electrode, and a drain electrode which are placed on a first surface of a substrate, and have a plurality of fingers; a gate terminal electrode, a source terminal electrode, and the drain terminal electrode which governed and formed a plurality of fingers for every the gate electrode, the source electrode, and the drain electrode; an active area placed on an underneath part of the gate electrode, the source electrode, and the drain electrode, on the substrate between the gate electrode and source electrode, and on the substrate between the gate electrode and the drain electrode; a sealing layer which is placed on the active area, the gate electrode, the source electrode, and the drain electrode through a cavity part, and performs a hermetic seal of the active area, the gate electrode, the source electrode, and the drain electrode.Type: GrantFiled: August 30, 2011Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 8471272Abstract: A plurality of rectangle semiconductor substrates are attached to a single mother glass substrate. A pixel structure is determined so that even if a gap or a an overlapping portion is generated in a boundary between a plurality of semiconductor substrates, a single-crystal semiconductor layer does not overlap with the gap or the overlapping portion. Two TFTs are located in a first unit cell including the first light emitting element, four TFTs are located in a second unit cell including the second light emitting element, and no TFT is located in a third unit cell including the third light emitting element. A boundary line is between the third unit cell and a fourth unit cell.Type: GrantFiled: September 8, 2010Date of Patent: June 25, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8455332Abstract: A method of manufacturing a light-emitting device using laser scribing to improve overall light output is disclosed. Upon placing a semiconductor wafer having light emitting diode (“LED”) devices separated by streets on a wafer chuck, the process arranges a first surface of semiconductor wafer containing front sides of the LED devices facing up and a second surface of semiconductor wafer containing back sides of the LED devices facing toward the wafer chuck. After aligning a laser device over the first surface of the semiconductor wafer above a street, the process is configured to focus a high intensity portion of a laser beam generated by the laser device at a location in a substrate closer to the back sides of the LED devices.Type: GrantFiled: May 1, 2009Date of Patent: June 4, 2013Assignee: Bridgelux, Inc.Inventors: Norihito Hamaguchi, Ghulam Hasnain
-
Patent number: 8450200Abstract: A method for an integrated circuit structure includes providing a semiconductor substrate; forming a metallization layer over the semiconductor substrate; forming a first dielectric layer between the semiconductor substrate and the metallization layer; forming a second dielectric layer between the semiconductor substrate and the metallization layer, wherein the second dielectric layer is over the first dielectric layer; and forming a contact plug with an upper portion substantially in the second dielectric layer and a lower portion substantially in the first dielectric layer. The contact plug is electrically connected to a metal line in the metallization layer. The contact plug is discontinuous at an interface between the upper portion and the lower portion.Type: GrantFiled: December 20, 2010Date of Patent: May 28, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chen-Nan Yeh, Chih-Hsiang Yao, Wen-Kai Wan, Jye-Yen Cheng
-
Patent number: 8445967Abstract: A semiconductor device includes a semiconductor island having at least one electrical dopant atom and encapsulated by dielectric materials including at least one dielectric material layer. At least two portions of the at least one dielectric material layer have a thickness less than 2 nm to enable quantum tunneling effects. A source-side conductive material portion and a drain-side conductive material portion abuts the two portions of the at least one dielectric material layer. A gate conductor is located on the at least one dielectric material layer between the source-side conductive material portion and the drain-side conductive material portion. The potential of the semiconductor island responds to the voltage at the gate conductor to enable or disable tunneling current through the two portions of the at least one dielectric material layer. Design structures for the semiconductor device are also provided.Type: GrantFiled: June 27, 2012Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Zhong-Xiang He, Qizhi Liu
-
Patent number: 8436391Abstract: An LED leadframe package with surface tension function to enable the production of LED package with convex lens shape by using dispensing method is disclosed. The LED leadframe package of the invention is a PPA supported package house for LED packaging with metal base, four identical metal electrodes, and PPA plastic to fix the metal electrodes and the heat dissipation base together, four ring-alike structures with a sharp edge and with a tilted inner surface, and three ring-alike grooves formed between sharp edge ring-alike structures.Type: GrantFiled: April 28, 2010Date of Patent: May 7, 2013Assignee: Nepes Led CorporationInventors: Nguyen The Tran, Yongzhi He, Frank Shi
-
Patent number: 8421147Abstract: A MOS transistor having an increased gate-drain capacitance is described. One embodiment provides a drift zone of a first conduction type. At least one transistor cell has a body zone, a source zone separated from the drift zone by the body zone, and a gate electrode, which is arranged adjacent to the body zone and which is dielectrically insulated from the body zone by a gate dielectric. At least one compensation zone of the first conduction type is arranged in the drift zone. At least one feedback electrode is arranged at a distance from the body zone, which is dielectrically insulated from the drift zone by a feedback dielectric and which is electrically conductively connected to the gate electrode.Type: GrantFiled: December 22, 2010Date of Patent: April 16, 2013Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Michael Treu
-
Patent number: 8410569Abstract: A solid-state imaging device includes a first substrate including a light-sensing portion configured to perform photoelectric conversion of incident light and a wiring portion provided on a light-incident side; an optically transparent second substrate provided on a wiring portion side of the first substrate at a certain distance; a through-hole provided in the first substrate; a through-via provided in the through-hole; a front-surface-side electrode connected to the through-via and provided on a front surface of the first substrate; a back-surface-side electrode connected to the through-via and provided on a back surface of the first substrate; and a stopper electrode provided on the front-surface-side electrode and filling a space between the front-surface-side electrode and the second substrate.Type: GrantFiled: July 23, 2010Date of Patent: April 2, 2013Assignee: Sony CorporationInventors: Ikuo Yoshihara, Masaya Nagata, Naoto Sasaki, Taku Umebayashi, Hiroshi Takahashi, Yoichi Otsuka, Isaya Kitamura, Tokihisa Kaneguchi, Keishi Inoue, Toshihiko Hayashi, Hiroyasu Matsugai, Mayoshi Aonuma, Hiroshi Yoshioka
-
Patent number: 8389990Abstract: A nonvolatile semiconductor memory device of the present invention includes a substrate (1), first wires (2), memory cells each including a resistance variable element (5) and a portion of a diode element (6), second wires (11) which respectively cross the first wires (2) to be perpendicular to the first wires (2) and each of which contains a remaining portion of the diode element (6), and upper wires (13) formed via an interlayer insulating layer (12), respectively, and the first wires (2) are connected to the upper wires (13) via first contacts (14), respectively, and the second wires (11) are connected to the upper wires (13) via second contacts (15), respectively.Type: GrantFiled: May 31, 2012Date of Patent: March 5, 2013Assignee: Panasonic CorporationInventors: Takumi Mikawa, Yoshio Kawashima, Ryoko Miyanaga
-
Patent number: 8330182Abstract: The light emitting device has a light emitting element 101, and translucent material 102 that passes incident light from the light emitting element 101 and emits that light to the outside. The sides of the translucent material 102 perimeter are inclined surfaces 107 that become wider from the upper surface to the lower surface. The area of the lower surface of the translucent material 102 is formed larger than the area of the upper surface of the light emitting element 101. The lower surface of the translucent material 102 and the upper surface of the light emitting element 101 are joined together, and the part of the lower surface of the translucent material 102 that is not joined with the light emitting element 101 and the inclined surfaces 101 are covered by light reflecting resin 103.Type: GrantFiled: April 19, 2010Date of Patent: December 11, 2012Assignee: Nichia CorporationInventor: Ryoma Suenaga
-
Patent number: 8324636Abstract: A method of manufacturing a light-emitting device using laser scribing to improve overall light output is disclosed. Upon placing a semiconductor wafer having light emitting diode (“LED”) devices separated by streets on a wafer chuck, the process arranges a first surface of semiconductor wafer containing front sides of the LED devices facing up and a second surface of semiconductor wafer containing back sides of the LED devices facing toward the wafer chuck. After aligning a laser device over the first surface of the semiconductor wafer above a street, the process is configured to focus a high intensity portion of a laser beam generated by the laser device at a location in a substrate closer to the back sides of the LED devices.Type: GrantFiled: October 18, 2010Date of Patent: December 4, 2012Assignee: Bridgelux, Inc.Inventors: Norihito Hamaguchi, Ghulam Hasnain
-
Patent number: 8324675Abstract: A flash memory device having a vertical channel structure. The flash memory device includes a substrate having a surface that extends in a first direction, a channel region having a pillar shape and extending from the substrate in a second direction that is perpendicular to the first direction, a gate dielectric layer formed around the channel region, a memory cell string comprising a plurality of transistors sequentially formed around the channel region in the second direction, wherein the gate dielectric layer is disposed between the plurality of transistors and the channel region, and a bit line connected to one of the plurality of transistors, and surrounding a side wall and an upper surface of one end of the channel region so as to directly contact the channel region.Type: GrantFiled: December 22, 2009Date of Patent: December 4, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hui-chang Moon, Han-soo Kim, Won-seok Cho, Jae-hoon Jang, Ki-hyun Kim
-
Patent number: 8324068Abstract: Non-volatile memories formed on a substrate and fabrication methods are disclosed. A bottom electrode comprising a metal layer is disposed on the substrate. A buffer layer comprising a LaNiO3 film is disposed over the metal layer. A resistor layer comprising a SrZrO3 film is disposed on the buffer layer. A top electrode is disposed on the resistor layer.Type: GrantFiled: November 10, 2010Date of Patent: December 4, 2012Assignee: Winbond Electronics Corp.Inventors: Tseung-Yuen Tseng, Chun-Chieh Lin, Chao-Cheng Lin
-
Patent number: 8309410Abstract: A semiconductor device includes a semiconductor layer of a first conductivity type and a first doping concentration. A first semiconductor region, used as drain, of the first conductivity type has a lower doping concentration than the semiconductor layer and is over the semiconductor layer. A gate dielectric is over the first semiconductor region. A gate electrode over the gate dielectric has a metal-containing center portion and first and second silicon portions on opposite sides of the center portion. A second semiconductor region, used as a channel, of the second conductivity type has a first portion under the first silicon portion and the gate dielectric. A third semiconductor region, used as a source, of the first conductivity type is laterally adjacent to the first portion of the second semiconductor region. The metal-containing center portion, replacing silicon, increases the source to drain breakdown voltage.Type: GrantFiled: April 15, 2011Date of Patent: November 13, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Daniel T. Pham, Bich-Yen Nguyen
-
Patent number: 8304841Abstract: A gate-last method for forming a metal gate transistor is provided. The method includes forming an opening within a dielectric material over a substrate. A gate dielectric structure is formed within the opening and over the substrate. A work function metallic layer is formed within the opening and over the gate dielectric structure. A silicide structure is formed over the work function metallic layer.Type: GrantFiled: April 16, 2010Date of Patent: November 6, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jeff J. Xu, Cheng-Tung Lin, Hsiang-Yi Wang, Wen-Chin Lee, Betty Hsieh
-
Patent number: 8304850Abstract: An infrared (IR) radiation sensor device (27) includes an integrated circuit radiation sensor chip (1A) including first (7) and second (8) temperature-sensitive elements connected within a dielectric stack (3) of the chip, the first temperature-sensitive element (7) being more thermally insulated from a substrate (2) than the second temperature-sensitive element (8). Bonding pads (28A) on the chip (1) are coupled to the first and second temperature-sensitive elements. Bump conductors (28) are bonded to the bonding pads (28A), respectively, for physically and electrically connecting the radiation sensor chip (1) to corresponding mounting conductors (23A). A diffractive optical element (21,22,23,31,32 or 34) is integrated with a back surface (25) of the radiation sensor chip (1) to direct IR radiation toward the first temperature-sensitive element (7).Type: GrantFiled: December 22, 2009Date of Patent: November 6, 2012Assignee: Texas Instruments IncorporatedInventors: Kalin V. Lazarov, Walter B. Meinel
-
Patent number: 8299476Abstract: There is provided a light emitting diode operating under AC power comprising a substrate; a buffer layer formed on the substrate; and a plurality of light emitting cells formed on the buffer layer to have different sizes and to be electrically isolated from one another, the plurality of light emitting cells being connected in series through metal wires. According to the present invention, light emitting cells formed in an LED have different sizes, and thus have different turn-on voltages when light is emitted under AC power, so that times when the respective light emitting cells start emitting light are different to thereby effectively reduce a flicker phenomenon.Type: GrantFiled: September 14, 2007Date of Patent: October 30, 2012Assignee: Seoul Opto Device Co., Ltd.Inventors: Jun Hee Lee, Jong Kyu Kim, Yeo Jin Yoon
-
Patent number: 8294179Abstract: An optical device has a structured active region configured for selected wavelengths of light emissions.Type: GrantFiled: April 16, 2010Date of Patent: October 23, 2012Assignee: Soraa, Inc.Inventor: James W. Raring
-
Patent number: 8293622Abstract: A semiconductor device fabrication method and a semiconductor layer formation method for making a semiconductor layer having excellent morphology selectively epitaxial-grow over a semiconductor, and a semiconductor device. When a recessed source/drain pMOSFET is fabricated, a gate electrode is formed over a Si substrate in which STIs are formed with a gate insulating film therebetween (step S1). After a side wall is formed (step S2), recesses are formed in portions of the Si substrate on both sides of the side wall (step S3). A SiGe layer including a lower layer portion and an upper layer portion is formed in the recesses of the Si substrate. The lower layer portion and the upper layer portion included in the SiGe layer are made to epitaxial-grow under a condition that growth selectivity of the lower layer portion with respect to the side wall and the STIs is lower than growth selectivity of the upper layer portion with respect to the side wall and the STIs (steps S4 and S5).Type: GrantFiled: May 14, 2008Date of Patent: October 23, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Masahiro Fukuda, Yosuke Shimamune
-
Patent number: 8288220Abstract: A method of forming a semiconductor device may include forming a terminal region of a first conductivity type within a semiconductor layer of the first conductivity type. A well region of a second conductivity type may be formed within the semiconductor layer wherein the well region is adjacent at least portions of the terminal region within the semiconductor layer, a depth of the well region into the semiconductor layer may be greater than a depth of the terminal region into the semiconductor layer, and the first and second conductivity types may be different. An epitaxial semiconductor layer may be formed on the semiconductor layer, and a terminal contact region of the first conductivity type may be formed in the epitaxial semiconductor layer with the terminal contact region providing electrical contact with the terminal region. In addition, an ohmic contact may be formed on the terminal contact region. Related structures are also discussed.Type: GrantFiled: March 27, 2009Date of Patent: October 16, 2012Assignee: Cree, Inc.Inventors: Brett Adam Hull, Qingchun Zhang