Patents Examined by Farley Abad
-
Patent number: 11010167Abstract: An example integrated circuit includes a memory including a non-deterministic finite automata (NFA) buffer configured to store a plurality of instructions defining an ordered sequence of instructions of at least a portion of an NFA graph, the portion of the NFA graph comprising a plurality of nodes arranged along a plurality of paths. The NFA engine determines a current symbol and one or more subsequent symbols of a payload segment that satisfy a match condition specified by a subset of instructions of the plurality of instructions for a path of the plurality of paths and in response to determining the current symbol and the one or more subsequent symbols of the payload segment that satisfy the match condition, outputs an indication that the payload data has resulted in a match.Type: GrantFiled: May 18, 2020Date of Patent: May 18, 2021Assignee: Fungible, Inc.Inventors: Satyanarayana Lakshmipathi Billa, Rajan Goyal, Abhishek Kumar Dikshit, Yi-Hua Edward Yang, Sandipkumar J. Ladhani
-
Patent number: 11011876Abstract: Remote management of network interface peripheral cards uses physical pin reassignment and a dedicated management network. One or more physical pins in a connector may be dynamically redefined from an interface protocol to a different interface protocol. The dynamic redefinition allows existing input/output signals to be routed to the pins to provide remote management features.Type: GrantFiled: December 24, 2018Date of Patent: May 18, 2021Assignee: Dell Products L.P.Inventors: Andrew Butcher, Timothy M. Lambert, Lee Eric Ballard
-
Patent number: 11003606Abstract: A direct memory access (DMA) controller, includes circuitry configured to load a DMA transfer descriptor configured to define which memory elements within a contiguous block of n memory elements are to be included in a given DMA transfer. The circuitry is further configured to, based on the DMA transfer descriptor, determine whether each memory element within the contiguous block of n memory elements is to be included in the given DMA transfer, including a determination that two or more non-contiguous sub-blocks of memory elements within the contiguous block of n memory elements are to be transferred. The circuitry is further configured to, based on the determination of whether each memory element within the contiguous block of n memory elements is to be included in the given DMA transfer, perform the DMA transfer of memory elements determined to be included within the given DMA transfer.Type: GrantFiled: June 19, 2020Date of Patent: May 11, 2021Assignee: Microchip Technology IncorporatedInventors: Laurentiu Birsan, Manish Patel, Joseph Triece
-
Patent number: 10996954Abstract: By including a storing device that stores a plurality of memory access instructions decoded by a decoder and outputs the memory access instruction stored therein to a cache memory, a determiner that determines whether the storing device is afford to store the plurality of memory access instructions; and an inhibitor that inhibits, when the determiner determines that the storing device is not afford to store a first memory access instruction included in the plurality of memory access instructions, execution of a second memory access instruction being included in the plurality of memory access instructions and being subsequent to the first memory access instruction for a predetermined time period, regardless of a result of determination made on the second memory access instruction by the determiner, the calculation processing apparatus inhibits a switch of the order of a store instruction and a load instruction.Type: GrantFiled: October 7, 2019Date of Patent: May 4, 2021Assignee: FUJITSU LIMITEDInventors: Sota Sakashita, Yasunobu Akizuki
-
Patent number: 10983938Abstract: A system having a field bus coupler, a first module and a second module is provided. The field bus coupler includes a first field bus interface to a field bus and a first sub-bus interface to a sub-bus. The first module includes a control interface for connection to a control bus, a second sub-bus interface for communication with the field bus coupler and a first control output. The second module includes a control input and a power output. The first module is configured to derive a control signal from a signal which is received via the control interface during operation, and the second module is configured to control the power output of the second module in coordination with the control signal received via the control input.Type: GrantFiled: January 9, 2020Date of Patent: April 20, 2021Assignee: WAGO Verwaltungsgesellschaft mbHInventors: Christian Voss, Daniel Janos Moehlenbrock
-
Patent number: 10983797Abstract: Processor instruction scheduling by: providing a set of program instructions, selecting instructions for reordering from the set of program instructions, reordering the instructions according to instruction properties, assigning sequential instruction tags to the instructions, tagging the instructions for completion as a group in a completion table; and executing the instructions.Type: GrantFiled: May 28, 2019Date of Patent: April 20, 2021Assignee: International Business Machines CorporationInventors: Christian Zoellin, Phillip G. Williams, Brian W. Thompto, Dung Q. Nguyen, Hung Q. Le, Jessica Hui-Chun Tseng, Jose E. Moreira, Sheldon Bernard Levenstein, Sundeep Chadha
-
Patent number: 10978116Abstract: Methods, systems, and devices for multiple concurrent modulation schemes in a memory system are described. Techniques are provided herein to communicate data using a modulation scheme having at least three levels and using a modulation scheme having at least two levels within a common system or memory device. Such communication with multiple modulation schemes may be concurrent. The modulated data may be communicated to a memory die through distinct signal paths that may correspond to a particular modulation scheme. An example of a modulation scheme having at least three levels may be pulse amplitude modulation (PAM) and an example of a modulation scheme having at least two levels may be non-return-to-zero (NRZ).Type: GrantFiled: August 2, 2019Date of Patent: April 13, 2021Assignee: Micron Technology, Inc.Inventors: Robert Nasry Hasbun, Timothy M. Hollis, Jeffrey P. Wright, Dean D. Gans
-
Patent number: 10977041Abstract: A method includes allocating a first entry in a global completion table (GCT) on a processor, responsive to a first instruction group being dispatched, where the first entry corresponds to the first instruction group. A data value applicable to the first instruction group is identified. An offset value applicable to the first instruction group is calculated by subtracting, from the data value, a base value previously written to a second entry of the GCT for a second instruction group. The offset value is written in the first entry of the GCT in lieu of the data value.Type: GrantFiled: February 27, 2019Date of Patent: April 13, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Avery Francois, Richard Joseph Branciforte, Gregory William Alexander
-
Patent number: 10970076Abstract: Disclosed embodiments relate to systems and methods for performing instructions specifying ternary tile operations. In one example, a processor includes fetch and decode circuitry to fetch and decode an instruction specifying a ternary tile operation, and locations of destination and first, second, and third source matrices, each of the matrices having M rows by N columns; and execution circuitry to respond to the decoded instruction by, for each equal-sized group of K elements of the specified first, second, and third source matrices, generate K results by performing the ternary tile operation in parallel on K corresponding elements of the specified first, second, and third source matrices, and store each of the K results to a corresponding element of the specified destination matrix, wherein corresponding elements of the specified source and destination matrices occupy a same relative position within their associated matrix.Type: GrantFiled: September 14, 2018Date of Patent: April 6, 2021Assignee: Intel CorporationInventors: Elmoustapha Ould-Ahmed-Vall, Christopher J. Hughes, Bret Toll, Dan Baum, Raanan Sade, Robert Valentine, Mark J. Charney, Alexander F. Heinecke
-
Patent number: 10970238Abstract: Systems and devices can include a controller and a command queue to buffer incoming write requests into the device. The controller can receive, from a client across a link, a non-posted write request (e.g., a deferred memory write (DMWr) request) in a transaction layer packet (TLP) to the command queue; determine that the command queue can accept the DMWr request; identify, from the TLP, a successful completion (SC) message that indicates that the DMWr request was accepted into the command queue; and transmit, to the client across the link, the SC message that indicates that the DMWr request was accepted into the command queue. The controller can receive a second DMWr request in a second TLP; determine that the command queue is full; and transmit a memory request retry status (MRS) message to be transmitted to the client in response to the command queue being full.Type: GrantFiled: September 10, 2019Date of Patent: April 6, 2021Assignee: Intel CorporationInventors: Rajesh M. Sankaran, David J. Harriman, Sean O. Stalley, Rupin H. Vakharwala, Ishwar Agarwal, Pratik M. Marolia, Stephen R. Van Doren
-
Patent number: 10963419Abstract: A multiplexor for an Improved Inter-Integrated Circuit (I3C) network includes a switch, a snooper, and an I3C slave module coupled to an I3C master interface. The switch selectably couples I3C busses to the I3C master interface. Each I3C bus includes I3C slave interfaces. The selected I3C bus is the active bus, and the non-selected I3C busses are inactive buses. The snooper detects In-Band Interrupts (IBIs) from the I3C slave interfaces coupled to the inactive buses. When the snooper receives a first IBI on an inactive bus, the snooper provides an indication. The I3C slave module provides a second IBI to the I3C master interface in response to the indication.Type: GrantFiled: February 27, 2020Date of Patent: March 30, 2021Assignee: Dell Products, L.P.Inventors: Jordan Chin, Timothy M. Lambert
-
Patent number: 10963252Abstract: A method to compare first and second source data in a processor in response to a vector maximum with indexing instruction includes specifying first and second source registers containing first and second source data, a destination register storing compared data, and a predicate register. Each of the registers includes a plurality of lanes. The method includes executing the instruction by, for each lane in the first and second source register, comparing a value in the lane of the first source register to a value in the corresponding lane of the second source register to identify a maximum value, storing the maximum value in a corresponding lane of the destination register, asserting a corresponding lane of the predicate register if the maximum value is from the first source register, and de-asserting the corresponding lane of the predicate register if the maximum value is from the second source register.Type: GrantFiled: May 24, 2019Date of Patent: March 30, 2021Assignee: Texas Instruments IncorporatedInventors: Duc Bui, Peter Richard Dent, Timothy D. Anderson
-
Patent number: 10963405Abstract: An apparatus for implementing a minimum toggle rate guarantee may comprise first, second, and third circuitries. The first circuitry may calculate a sequence of values for an internal bus inversion signal based upon a sequence of values for a plurality of internal Input/Output (IO) signals. The second circuitry may establish a sequence of values for an external bus inversion signal by selecting between the sequence of values for the internal bus inversion signal and a sequence of substantially random values. The third circuitry may set the values for a plurality of external IO signals to inverted values of the plurality of internal signals when respectively corresponding sequence of values for the external bus inversion signal have a first value, and to values of the plurality of internal signals when respectively corresponding sequence of values for the external bus inversion signal have a second value.Type: GrantFiled: March 29, 2019Date of Patent: March 30, 2021Assignee: Intel CorporationInventors: Soren Laursen, Robert Critchlow, Zefu Dai
-
Patent number: 10956162Abstract: Operand-based reach explicit dataflow processors, and related methods and computer-readable media are disclosed. The operand-based reach explicit dataflow processors support execution of a producer instruction that explicitly names a target consumer operand of a consumer instruction in a consumer operand encoding namespace of the producer instruction. The produced value from execution of the producer instruction is provided or otherwise made available as an input to the named target consumer operand of the consumer instruction as a result of processing the producer instruction. The target consumer operand is encoded in the producer instruction as an operand target distance relative to the producer instruction. Instructions in an instruction stream between the producer instruction and the targeted consumer instruction that have no operands do not consume an operand reach namespace in the producer instructions.Type: GrantFiled: June 28, 2019Date of Patent: March 23, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Robert Douglas Clancy, Melinda Joyce Brown, Yusuf Cagatay Tekmen, Brian Michael Stempel, Michael Scott Mcilvaine, Thomas Philip Speier, Rodney Wayne Smith, Gagan Gupta, David Tennyson Harper, III
-
Patent number: 10956391Abstract: Methods and systems for enabling sizing of storage array resources are provided. Resources of a storage array can include, for example, cache, memory, SSD cache, central processing unit (CPU), storage capacity, number of hard disk drives (HDD), etc. Generally, methods and systems are provided that enable efficient predictability of sizing needs for said storage resources using historical storage array use and configuration metadata, which is gathered over time from an install base of storage arrays. This metadata is processed to produce models that are used to predict resource sizing needs to be implemented in storage arrays with certainty that takes into account customer-to-customer needs and variability. The efficiency in which the sizing assessment is made further provides significant value because it enables streamlining and acceleration of the provisioning process for storage arrays.Type: GrantFiled: March 15, 2019Date of Patent: March 23, 2021Assignee: Hewlett Packard Enterprise Development LPInventors: David Adamson, Larry Lancaster
-
Patent number: 10958977Abstract: Systems, methods, and media for managing an entertainment system are provided. In some implementations, systems for managing an entertainment system are provided, the systems comprising: at least one hardware processor configured to: detect a first instruction; select a component of the entertainment system; determine a first state of the component; store an indication of the first state; detect a second instruction; retrieve the indication of the first state; generate a third instruction based on the indication of the first state; and transmit the third instruction to the component of the entertainment system.Type: GrantFiled: May 6, 2019Date of Patent: March 23, 2021Assignee: Google LLCInventor: Majd Bakar
-
Patent number: 10949203Abstract: Technologies for ensuring functional safety of an electronic device include receiving data by a primary and secondary hardware unit and performing a function on the data. Each of the primary and secondary hardware unit perform the same function on their respective set of data to generate corresponding results. A determination is made whether the hardware units are synchronized and the results can be compared. If so, the results are compared and an alert is generated if the results do not match.Type: GrantFiled: June 29, 2019Date of Patent: March 16, 2021Assignee: Intel CorporationInventors: Gabriele Boschi, Alessandro Campinoti
-
Patent number: 10942505Abstract: A data processing and transmission system (1) for a numerical control unit (2) adapted to control a machine tool (3), comprises at least one input channel (4) adapted to a transit of operational signals from or to devices present in the machine tool, electronic circuits configured to process the operational signals to make available on an output interface (5) control signals for the numerical control unit, a multipolar cable (8) having a first and a second end, each provided with a multipolar connector (9), a master unit having the output interface, a main processor, a memory and at least one socket (7A) configured to be coupled to one of the multipolar connectors, one or more slave units (6), each provided with at least one external port (6A) defining the input channel, a memory, a secondary processor, and provided also with a first socket (6B) and a second socket (6C), configured to be coupled at least to a first or a second connector of the multipolar connectors in order to interconnect the slave unit at lType: GrantFiled: August 31, 2016Date of Patent: March 9, 2021Assignee: Marposs Societa' Per AzioniInventors: Antonio De Renzis, Fabio Goretti, Luigi Testoni
-
Patent number: 10936511Abstract: Systems and methods for providing capability of access to distributed memory blocks using a global address scheme in a programmable logic device. Each of the distributed memory blocks includes routing circuitry that receives data, and in a first mode, decodes whether the data is intended for a respective distributed memory block. In a second mode, the data may bypass routing circuitry. Furthermore, the data may be received at the distributed memory block via cascade connections of distributed memory blocks in a column and/or via register in the programmable fabric of the programmable logic device.Type: GrantFiled: December 26, 2018Date of Patent: March 2, 2021Assignee: Intel CorporationInventors: Sean R. Atsatt, Chee Hak Teh
-
Patent number: 10936530Abstract: A method and apparatus for determining link bifurcation availability implemented in a computer system includes assigning, by a controller, lanes that include links for one or more components connected in accordance with a current known configuration. The controller transmits ordered sets including the assignments to the one or more components which are received by the one or more components. The one or more components respond with a first link to the controller. Based upon the links received by the controller not meeting the current known configuration, the controller issues an interrupt and is reconfigured.Type: GrantFiled: July 24, 2019Date of Patent: March 2, 2021Assignee: ATI TECHNOLOGIES ULCInventors: Natale Barbiero, Gordon Caruk