Patents Examined by Galina Yushina
-
Patent number: 8552469Abstract: There is a problem that a reverse off-leak current becomes too large in a Schottky barrier diode. A semiconductor device of the present invention includes P-type first and second anode diffusion layers formed in an N-type epitaxial layer, N-type cathode diffusion layers formed in the epitaxial layer, a P-type third anode diffusion layer formed in the epitaxial layer so as to surround the first and second anode diffusion layers and to extend toward the cathode diffusion layers, and a Schottky barrier metal layer formed on the first and second anode diffusion layers.Type: GrantFiled: September 27, 2007Date of Patent: October 8, 2013Assignees: SANYO Semiconductor Co., Ltd., Semiconductor Components Industries, LLCInventors: Shuichi Kikuchi, Shigeaki Okawa, Kiyofumi Nakaya, Shuji Tanaka
-
Patent number: 8552459Abstract: A radiation-emitting component includes a carrier, a semi-conductor chip arranged on the carrier, wherein the semi-conductor chip includes an active layer to generate electromagnetic radiation and a radiation exit surface, a first and a second contact structure for the electrical contacting of the semi-conductor chip, a first and a second contact layer, wherein the semi-conductor chip is electrically conductively connected to the first contact structure via the first contact layer and to the second contact structure via the second contact layer, a passivation layer arranged on the semi-conductor chip.Type: GrantFiled: November 5, 2009Date of Patent: October 8, 2013Assignee: OSRAM Opto Semiconductors GmbHInventors: Siegfried Herrmann, Sebastian Taeger
-
Patent number: 8536489Abstract: A hob includes a cooking surface with a glass ceramic defining a cutout in an outside edge of the glass ceramic, and an insert in the cutout including a material that is different from the glass ceramic and which is permeable to light in a blue spectral range.Type: GrantFiled: September 1, 2008Date of Patent: September 17, 2013Assignee: BSH Bosch und Siemens Hausgeraete GmbHInventors: Bernd Martin, Markus Schlegel, Thomas Stein
-
Patent number: 8536710Abstract: A semiconductor device includes: an insulating layer formed on a substrate; a plurality of interlayer insulating films which are formed on the insulating layer and comprise an opening window; a multilayer wiring which is formed with a plurality of wiring layers and a plurality of vias formed in the plurality of interlayer insulating films; a metal pad connected with the multilayer wiring, an upper surface part of the metal pad being a bottom part of the opening window, the metal pad formed closer to the substrate than a wiring layer of a lowermost layer of the plurality of wiring layers and is; and a pad ring provided on the metal pad, the pad ring penetrating the plurality of interlayer insulating films and the pad ring surrounding the opening window.Type: GrantFiled: March 15, 2011Date of Patent: September 17, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Noriteru Yamada
-
Patent number: 8536673Abstract: Provided is a light receiving circuit for detecting a change in amount of light, in which an input circuit at a subsequent stage is compact and inexpensive and current consumption is low. The light receiving circuit includes: a photoelectric conversion element for supplying a current corresponding to an amount of incident light; an N-channel MOS transistor including a drain supplied with the current from the photoelectric conversion element; and a control circuit for controlling a gate voltage of the NMOS transistor via a low pass filter so that a drain voltage of the N-channel MOS transistor becomes a desired voltage.Type: GrantFiled: April 22, 2011Date of Patent: September 17, 2013Assignee: Seiko Instruments Inc.Inventors: Fumiyasu Utsunomiya, Taro Yamasaki, Isamu Fujii
-
Patent number: 8530795Abstract: Various embodiments of a portable cooking apparatus are disclosed. For example, in one embodiment, a portable cooking system is provided comprising a cooking plate having a continuous cooking surface, a heating element assembly disposed beneath the cooking surface, a temperature controller for varying the temperature of the cooking surface, and a base that supports the cooking plate on an underlying surface. The base comprises an integrally formed drip pan located beneath the cooking surface, the integrally formed drip pan comprising a recessed portion formed in a top surface of the base.Type: GrantFiled: June 25, 2010Date of Patent: September 10, 2013Assignee: Evo, Inc.Inventor: Robert A. Shingler
-
Patent number: 8518829Abstract: A method of forming a nanopore array includes patterning a front layer of a substrate to form front trenches, the substrate including a buried layer disposed between the front layer and a back layer; depositing a membrane layer over the patterned front layer and in the front trenches; patterning the back layer and the buried layer to form back trenches, the back trenches being aligned with the front trenches; forming a plurality of nanopores through the membrane layer; depositing a sacrificial material in the front trenches and the back trenches; depositing front and back insulating layers over the sacrificial material; and heating the sacrificial material to a decomposition temperature of the sacrificial material to remove the sacrificial material and form pairs of front and back channels, wherein the front channel of each channel pair is connected to the back channel of its respective channel pair by an individual nanopore.Type: GrantFiled: April 22, 2011Date of Patent: August 27, 2013Assignee: International Business Machines CorporationInventors: Bing Dang, Hongbo Peng
-
Patent number: 8513712Abstract: The present disclosure provides an apparatus and method for fabricating a semiconductor gate. The apparatus includes, a substrate having an active region and a dielectric region that forms an interface with the active region; a gate electrode located above a portion of the active region and a portion of the dielectric region; and a dielectric material disposed within the gate electrode, the dielectric material being disposed near the interface between the active region and the dielectric region. The method includes, providing a substrate having an active region and a dielectric region that forms an interface with the active region; forming a gate electrode over the substrate, the gate electrode having an opening near a region of the gate electrode that is above the interface; and filling the opening with a dielectric material.Type: GrantFiled: September 28, 2009Date of Patent: August 20, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Liang Chu, Fei-Yuh Chen, Chih-Wen Yao
-
Patent number: 8513730Abstract: A semiconductor component with vertical structures having a high aspect ratio and method. In one embodiment, a drift zone is arranged between a first and a second component zone. A drift control zone is arranged adjacent to the drift zone in a first direction. A dielectric layer is arranged between the drift zone and the drift control zone wherein the drift zone has a varying doping and/or a varying material composition at least in sections proceeding from the dielectric.Type: GrantFiled: January 29, 2008Date of Patent: August 20, 2013Assignee: Infineon Technologies AGInventors: Anton Mauder, Helmut Strack, Armin Willmeroth, Hans-Joachim Schulze
-
Patent number: 8501583Abstract: A resin containing a conductive particle and a gas bubble generating agent is supplied in a space between the substrates each having a plurality of electrodes. The resin is then heated to melt the conductive particle contained in the resin and generate gas bubbles from the gas bubble generating agent. A step portion is formed on at least one of the substrates. In the process of heating the resin, the resin is pushed aside by the growing gas bubbles, and as a result of that, the conductive particle contained in the resin is led to a space between the electrodes, and a connector is formed in the space. At the same time, the resin is led to a space between parts of the substrates at which the step portion is formed, and cured to fix the distance between the substrates.Type: GrantFiled: July 6, 2009Date of Patent: August 6, 2013Assignee: Panasonic CorporationInventors: Takashi Kitae, Seiji Karashima, Susumu Sawada, Seiichi Nakatani
-
Patent number: 8492827Abstract: Silicon carbide metal-oxide semiconductor field effect transistors (MOSFETs) may include an n-type silicon carbide drift layer, a first p-type silicon carbide region adjacent the drift layer and having a first n-type silicon carbide region therein, an oxide layer on the drift layer, and an n-type silicon carbide limiting region disposed between the drift layer and a portion of the first p-type region. The limiting region may have a carrier concentration that is greater than the carrier concentration of the drift layer.Type: GrantFiled: March 15, 2011Date of Patent: July 23, 2013Assignee: Cree, Inc.Inventor: Sei-Hyung Ryu
-
Patent number: 8492794Abstract: A vertical heterojunction bipolar transistor (HBT) includes doped polysilicon having a doping of a first conductivity type as a wide-gap-emitter with an energy bandgap of about 1.12 eV and doped single crystalline Ge having a doping of the second conductivity type as the base having the energy bandgap of about 0.66 eV. Doped single crystalline Ge having of doping of the first conductivity type is employed as the collector. Because the base and the collector include the same semiconductor material, i.e., Ge, having the same lattice constant, there is no lattice mismatch issue between the collector and the base. Further, because the emitter is polycrystalline and the base is single crystalline, there is no lattice mismatch issue between the base and the emitter.Type: GrantFiled: March 15, 2011Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Jin Cai, Kevin K. Chan, Wilfried E. Haensch, Tak H. Ning
-
Patent number: 8492796Abstract: An electronic circuit on a semiconductor substrate having isolated multiple field effect transistor circuit blocks is disclosed. In some embodiment, an apparatus includes a substrate, a first semiconductor circuit formed above the substrate, a second semiconductor circuit formed above the substrate, and a MuGFET device overlying the substrate and electrically coupled to the first semiconductor circuit and the second semiconductor circuit, wherein the MuGFET device provides a signal path between the first semiconductor circuit and the second semiconductor circuit in response to an input signal.Type: GrantFiled: March 13, 2007Date of Patent: July 23, 2013Assignee: Infineon Technologies AGInventor: Gerhard Knoblinger
-
Patent number: 8476735Abstract: Various structures of a programmable semiconductor interposer for electronic packaging are described. An array of semiconductor devices having various values is formed in the interposer. A user can program the interposer and form a “virtual” device having a desired value by selectively connecting various one of the array of devices to contact pads formed on the surface of the interposer. An inventive electronic package structure includes a standard interposer having an array of unconnected devices of various values and a device selection unit, which selectively connects various one of the array of devices in the standard interposer to an integrated circuit die encapsulated in the electronic package. Methods of forming the programmable semiconductor interposer and the electronic package are also illustrated.Type: GrantFiled: May 29, 2007Date of Patent: July 2, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-Shun Hsu, Clinton Chao, Mark Shane Peng
-
Patent number: 8471261Abstract: A solid-state image pickup device 1 is back surface incident type and includes a semiconductor substrate 10, a semiconductor layer 20 and a light receiving unit 30. The solid-state image pickup device 1 photoelectrically converts light incident on the back surface S2 of the semiconductor substrate 10 into signal electrical charges to image an object. The semiconductor substrate 10 has a resistivity ?1. A semiconductor layer 20 is provided on the surface S1 of the semiconductor substrate 10. The semiconductor layer 20 has a resistivity ?2. Where, ?2>?1. A light receiving unit 30 is formed in the semiconductor layer 20. The light receiving unit 30 receives signal charges produced by the photoelectric conversion.Type: GrantFiled: July 9, 2007Date of Patent: June 25, 2013Assignee: Renesas Electronics CorporationInventor: Yasutaka Nakashiba
-
Patent number: 8466561Abstract: A semiconductor module includes a power semiconductor chip and a passive discrete component. The semiconductor chip includes on its top side and/or on the back side a large-area contact, which in its two-dimensional extent takes up the top side and/or the back side of the semiconductor chip virtually completely. The passive component, arranged in a package, is stacked on one of the large-area contacts. The electrode of the passive component is electrically connected with one of the large-area contacts. The counter electrode of the passive component is operatively connected with a control or signal electrode of the power semiconductor chip or an electrode of a further semiconductor chip.Type: GrantFiled: July 24, 2007Date of Patent: June 18, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8450165Abstract: A semiconductor device having tipless epitaxial source/drain regions and a method for its formation are described. In an embodiment, the semiconductor device comprises a gate stack on a substrate. The gate stack is comprised of a gate electrode above a gate dielectric layer and is above a channel region in the substrate. The semiconductor device also comprises a pair of source/drain regions in the substrate on either side of the channel region. The pair of source/drain regions is in direct contact with the gate dielectric layer and the lattice constant of the pair of source/drain regions is different than the lattice constant of the channel region. In one embodiment, the semiconductor device is formed by using a dielectric gate stack placeholder.Type: GrantFiled: May 14, 2007Date of Patent: May 28, 2013Assignee: Intel CorporationInventor: Mark T. Bohr
-
Patent number: 8445384Abstract: Dual orientation of finFET transistors in a static random access memory (SRAM) cell allows aggressive scaling to a minimum feature size of 15 nm and smaller using currently known masking techniques that provide good manufacturing yield. A preferred layout and embodiment features inverters formed from adjacent, parallel finFETs with a shared gate and different conductivity types developed through a double sidewall image transfer process while the preferred dimensions of the inverter finFETs and the pass transistors allow critical dimensions of all transistors to be sufficiently uniform despite the dual transistor orientation of the SRAM cell layout.Type: GrantFiled: March 15, 2011Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventor: Abhisek Dixit
-
Patent number: 8441084Abstract: A horizontal heterojunction bipolar transistor (HBT) includes doped single crystalline Ge having a doping of the first conductivity type as the base having an energy bandgap of about 0.66 eV, and doped polysilicon having a doping of a second conductivity type as a wide-gap-emitter having an energy bandgap of about 1.12 eV. In one embodiment, doped polysilicon having a doping of the second conductivity type is employed as the collector. In other embodiments, a single crystalline Ge having a doping of the second conductivity type is employed as the collector. In such embodiments, because the base and the collector include the same semiconductor material, i.e., Ge, having the same lattice constant, there is no lattice mismatch issue between the collector and the base. In both embodiments, because the emitter is polycrystalline and the base is single crystalline, there is no lattice mismatch issue between the base and the emitter.Type: GrantFiled: March 15, 2011Date of Patent: May 14, 2013Assignee: International Business Machines CorporationInventors: Jin Cai, Kevin K. Chan, Wilfried E. Haensch, Tak H. Ning
-
Patent number: 8431936Abstract: One embodiment of the present invention provides a method for fabricating a group III-V p-type nitride structure. The method comprises growing a first layer of p-type group III-V material with a first acceptor density in a first growing environment. The method further comprises growing a second layer of p-type group III-V material, which is thicker than the first layer and which has a second acceptor density, on top of the first layer in a second growing environment. In addition, the method comprises growing a third layer of p-type group III-V material, which is thinner than the second layer and which has a third acceptor density, on top of the second layer in a third growing environment.Type: GrantFiled: August 20, 2007Date of Patent: April 30, 2013Assignee: Lattice Power (Jiangxi) CorporationInventors: Fengyi Jiang, Li Wang, Wenqing Fang, Chunlan Mo