Patents Examined by George R. Fourson
-
Patent number: 11227899Abstract: A display device is disclosed. The display device may include a first pixel and a second pixel. The first pixel may include a first light emitter and a first color converter overlapping the first light emitter. The second pixel may immediate neighbor the first pixel, may include a second light emitter and a second color converter overlapping the second light emitter.Type: GrantFiled: November 13, 2019Date of Patent: January 18, 2022Inventors: Kyu Seok Kim, Sung Yup Kim, Soo Young Kim, Jong Uk Bang
-
Patent number: 11063047Abstract: A semiconductor device with a large storage capacity per unit area is provided. The disclosed semiconductor device includes a plurality of gain-cell memory cells each stacked over a substrate. Axes of channel length directions of write transistors of memory cells correspond to each other, and are substantially perpendicular to the top surface of the substrate. The semiconductor device can retain multi-level data. The channel of read transistors is columnar silicon (embedded in a hole penetrating gates of the read transistors). The channel of write transistors is columnar metal oxide (embedded in a hole penetrating the gates of the read transistors and gates, or write word lines, of the write transistors). The columnar silicon faces the gate of the read transistor with an insulating film therebetween. The columnar metal oxide faces the write word line with an insulating film, which is obtained by oxidizing the write word line, therebetween, and is electrically connected to the gate of the read transistor.Type: GrantFiled: June 11, 2020Date of Patent: July 13, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yasuhiko Takemura, Yoshiyuki Kurokawa
-
Patent number: 11063022Abstract: A package includes a carrier substrate, a first die, and a second die. The first die includes a first bonding layer, a second bonding layer opposite to the first bonding layer, and an alignment mark embedded in the first bonding layer. The first bonding layer is fusion bonded to the carrier substrate. The second die includes a third bonding layer. The third bonding layer is hybrid bonded to the second bonding layer of the first die.Type: GrantFiled: September 17, 2019Date of Patent: July 13, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Chao-Wen Shih, Hsien-Wei Chen, Sung-Feng Yeh, Tzuan-Horng Liu
-
Patent number: 11056505Abstract: Some embodiments include a method of forming an integrated assembly. A stack of alternating first and second materials is formed over a conductive structure. The conductive structure includes a semiconductor-containing material over a metal-containing material. An opening is formed to extend through the stack and through the semiconductor-containing material, to expose the metal-containing material. The semiconductor-containing material is doped with carbon and/or with one or more metals. After the doping of the semiconductor-containing material, the second material of the stack is removed to form voids. Conductive material is formed within the voids. Insulative material is formed within the opening. Some embodiments include integrated assemblies having carbon distributed within at least a portion of a semiconductor material.Type: GrantFiled: December 10, 2019Date of Patent: July 6, 2021Assignee: Micron Technology, Inc.Inventors: John D. Hopkins, Purnima Narayanan, Jordan D. Greenlee
-
Patent number: 11043457Abstract: An embedded multi-die interconnect bridge apparatus and method includes photolithographically formed interconnects coupled to laser-drilled interconnects. Several structures in the embedded multi-die interconnect bridge apparatus exhibit characteristic planarization during fabrication and assembly.Type: GrantFiled: June 1, 2020Date of Patent: June 22, 2021Assignee: Intel CorporationInventors: Amruthavalli Pallavi Alur, Sri Ranga Sai Boyapati, Robert Alan May, Islam A. Salama, Robert L. Sankman
-
Patent number: 11037992Abstract: A variable resistance memory device including insulating patterns sequentially stacked on a substrate; first conductive lines between adjacent ones of the insulating patterns and spaced apart from each other in a first direction; a second conductive line between the first conductive lines and penetrating the insulating patterns in a third direction perpendicular to a top surface of the substrate; a phase-change pattern between the second conductive line and each of the first conductive lines and between the adjacent ones of the insulating patterns to cover a top surface of a first adjacent insulating pattern and a bottom surface of a second adjacent insulating pattern; and a selection element between the phase-change pattern and the second conductive line and between the adjacent ones of the insulating patterns to cover the top surface of the first adjacent insulating pattern and the bottom surface of the second adjacent insulating pattern.Type: GrantFiled: September 11, 2019Date of Patent: June 15, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeonghee Park, Dongho Ahn, Changyup Park, Zhe Wu
-
Patent number: 11038054Abstract: The present disclosure provides semiconductor devices with asymmetric source/drain structures. In one example, a semiconductor device includes a first group of source/drain structures on a first group of fin structures on a substrate, a second group of source/drain structures on a second group of fin structures on the substrate, and a first gate structure and a second gate structure over the first and the second group of fin structures, respectively, the first and second groups of source/drain structures being proximate the first and second gate structures, respectively, wherein the first group of source/drain structures on the first group of fin structures has a first source/drain structure having a first vertical height different from a second vertical height of a second source/drain structure of the second group of source/drain structures on the second group of fin structures.Type: GrantFiled: September 13, 2019Date of Patent: June 15, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yu-Lien Huang, Peng Wang
-
Patent number: 11024709Abstract: A fin field effect transistor device with air gaps, including a source/drain layer on a substrate, one or more vertical fin(s) in contact with source/drain layer, a gate metal fill that forms a portion of a gate structure on each of the one or more vertical fin(s), and a bottom void space between the source/drain layer and the gate metal fill.Type: GrantFiled: March 5, 2020Date of Patent: June 1, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hari V. Mallela, Robert R. Robison, Reinaldo A. Vega, Rajasekhar Venigalla
-
Patent number: 11018241Abstract: The present disclosure provides an integrated circuit. The integrated circuit includes a semiconductor substrate; and a passive polysilicon device disposed over the semiconductor substrate. The passive polysilicon device further includes a polysilicon feature; and a plurality of electrodes embedded in the polysilicon feature.Type: GrantFiled: May 18, 2020Date of Patent: May 25, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry-Hak-Lay Chuang, Kong-Beng Thei, Sheng-Chen Chung, Chiung-Han Yeh, Lee-Wee Teo, Yu-Ying Hsu, Bao-Ru Young
-
Patent number: 11018258Abstract: A device includes a semiconductor fin and a shallow trench isolation (STI) structure. The semiconductor fin extends from a semiconductor substrate. The STI structure is around a lower portion of the semiconductor fin, and the STI structure includes a liner layer and an isolation material. The liner layer includes a metal-contained ternary dielectric material. The isolation material is over the liner layer.Type: GrantFiled: December 16, 2019Date of Patent: May 25, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Yun Peng, Keng-Chu Lin
-
Patent number: 10998413Abstract: The disclosed technology relates generally to integrated circuit structures, and more particularly to a semiconductor fin structure having silicided portions. In an aspect, a semiconductor device including a fin structure and a substrate is disclosed. The fin structure includes a first source/drain region, a second source/drain region, and a channel region. The channel region is arranged between the first source/drain region and the second source/drain region to separate the first source/drain region and the second source/drain region in a length direction of the fin structure. The first source/drain region includes a bottom portion and a top portion, wherein the bottom portion of the first source/drain region is fully silicided and the top portion of the first source/drain region is partly silicided.Type: GrantFiled: December 11, 2019Date of Patent: May 4, 2021Assignee: IMEC vzwInventors: Gaspard Hiblot, Sylvain Baudot, Geert Van der Plas
-
Patent number: 10998365Abstract: An image sensor may include a pixel isolation structure disposed in a semiconductor substrate to define a first pixel region, first and second photoelectric conversion regions disposed in the first pixel region, and a separation structure disposed in the first pixel region, between the first and second photoelectric conversion regions. The pixel isolation structure may include first pixel isolation portions, which are spaced apart from each other in a second direction and extend lengthwise in a first direction, and second pixel isolation portions, which are spaced apart from each other in the first direction and extend lengthwise in the second direction to connect to the first pixel isolation portions. The separation structure may be spaced apart from the pixel isolation structure in the first direction and the second direction, and is at least partly at the same level as the first and second photoelectric conversion regions in a third direction perpendicular to the first direction and the second direction.Type: GrantFiled: September 11, 2019Date of Patent: May 4, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Junghyung Pyo, Kyungho Lee
-
Patent number: 10985317Abstract: A device for selecting a storage cell, includes a first electrode, a second electrode and an oxide layer disposed between the first electrode and the second electrode, wherein the oxide layer is doped with a first element from column IV of the periodic table.Type: GrantFiled: September 8, 2017Date of Patent: April 20, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Marios Barlas, Philippe Blaise, Laurent Grenouillet, BenoƮt Sklenard, Elisa Vianello
-
Patent number: 10978477Abstract: A three-dimensional semiconductor device includes gate electrodes including pad regions sequentially lowered by a first step portion in a first direction and sequentially lowered by a second step portion in a second direction perpendicular to the first direction, the second step portion being lower than the first step portion, wherein a length of a single pad region among pad regions sequentially lowered by the second step portion in the second direction is less than a length of a remainder of the pad regions in the second direction.Type: GrantFiled: October 18, 2019Date of Patent: April 13, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Hwan Lee, Jee Yong Kim, Seok Jung Yun, Ji Hyeon Lee
-
Patent number: 10971691Abstract: A display device comprises: a light emitting array including a plurality of light emitting elements on a substrate and an insulating pattern disposed between the light emitting elements; a color conversion array including a plurality of sub-color conversion parts corresponding to the respective light emitting elements; and a printed circuit board having a first contact electrode connected to each of the light emitting elements, the printed circuit board driving the light emitting elements, wherein the plurality of sub-color conversion parts include first to third sub-color conversion parts that convert the light provided from corresponding light emitting elements into lights of first to third colors and emitting the converted lights, wherein each of the plurality of light emitting elements is electrically insulated from an adjacent light emitting elements.Type: GrantFiled: December 24, 2018Date of Patent: April 6, 2021Inventors: Sang Chul Byun, Hyuk Hwan Kim, Seok Hyun Nam
-
Patent number: 10964655Abstract: A method of forming a semiconductor device includes forming a plurality of metal pads over a semiconductor substrate of a wafer, forming a passivation layer covering the plurality of metal pads, patterning the passivation layer to reveal the plurality of metal pads, forming a first polymer layer over the passivation layer, forming a plurality of redistribution lines extending into the first polymer layer and the passivation layer to connect to the plurality of metal pads, forming a second polymer layer over the first polymer layer, and patterning the second polymer layer to reveal the plurality of redistribution lines. The first polymer layer is further revealed through openings in remaining portions of the second polymer layer.Type: GrantFiled: December 26, 2019Date of Patent: March 30, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Ming Chen, Ching-Tien Su
-
Patent number: 10964792Abstract: The structure of a semiconductor device with dual metal capped via contact structures and a method of fabricating the semiconductor device are disclosed. A method of fabricating the semiconductor device includes forming a source/drain (S/D) region and a gate structure on a fin structure, forming S/D and gate contact structures on the S/D region and the gate structure, respectively, forming first and second via contact structures on the S/D and gate contact structures, respectively, and forming first and second interconnect structures on the first and second via contact structures, respectively. The forming of the first and second via contact structures includes forming a first via contact plug interposed between first top and bottom metal capping layers and a second via contact plug interposed between second top and bottom metal capping layers, respectively.Type: GrantFiled: November 22, 2019Date of Patent: March 30, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Liang Cheng, Ziwei Fang
-
Patent number: 10957620Abstract: An electronic device according to various embodiments of the present disclosure includes a housing, a printed circuit board located inside the housing, an electrical element mounted on the printed circuit board, and a shield can that covers the electrical element. A recess area is formed on at least a portion of the shield can, and a metal structure is mounted in the recess area to cool heat generated by the electrical element.Type: GrantFiled: March 6, 2020Date of Patent: March 23, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae Ho Chung, Soo Ho Noh, Jin Seok Yoon Park, Se Young Jang
-
Patent number: 10950613Abstract: A method of manufacturing a semiconductor device according to an embodiment of the present disclosure may include forming a first sacrificial layer including a first portion and a second portion having a thickness thicker than a thickness of the first portion, forming a stack including first material layers and second material layers alternating with each other on the first sacrificial layer, forming a channel structure passing through the stack and extending to the first portion, forming a slit passing through the stack and extending to the second portion, removing the first sacrificial layer through the slit to form a first opening, and forming a second source layer connected to the channel structure in the first opening.Type: GrantFiled: November 8, 2019Date of Patent: March 16, 2021Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 10950731Abstract: Semiconductor devices and methods of forming the same are provided. A semiconductor device according to the present disclosure includes a first semiconductor channel member and a second semiconductor channel member over the first semiconductor channel member and a porous dielectric feature that includes silicon and nitrogen. In the semiconductor device, the porous dielectric feature is sandwiched between the first and second semiconductor channel members and a density of the porous dielectric feature is smaller than a density of silicon nitride.Type: GrantFiled: September 17, 2019Date of Patent: March 16, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Yun Peng, Fu-Ting Yen, Ting-Ting Chen, Keng-Chu Lin, Tsu-Hsiu Perng