Patents Examined by Granvill Lee
-
Patent number: 6242356Abstract: A method for forming a microelectronic layer within a microelectronic fabrication first employs a substrate. There is then formed over the substrate a target microelectronic layer. There is then formed upon the target microelectronic layer a sacrificial smoothing layer. Finally, there is then etched the sacrificial smoothing layer completely from the target microelectronic layer while partially etching the target microelectronic layer to form a partially etched target microelectronic layer with an enhanced surface smoothness in comparison with the target microelectronic layer.Type: GrantFiled: December 17, 1999Date of Patent: June 5, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Syun-Ming Jang, Chung-Long Chang, Shwangming Jeng, Chen-Hua Yu
-
Patent number: 6235566Abstract: A two-step silicidation process for fabricating a semiconductor device is disclosed. The method includes the following steps. Firstly, two trench isolation regions are formed in a semiconductor substrate. A gate oxide layer and a polysilicon layer and a barrier layer are formed. Patterning is carried out to etch portions of the barrier layer. The areas between the trench isolation regions and the gate region are respectively used as a source area and a drain area. First ions are implanted into the substrate. A dielectric layer is blanket formed and the dielectric layer is etched back to form dielectric spacer. The second ions are implanted into the substrate. The first silicide regions respectively are formed in the source area and the drain area. A poly-metal dielectric (PMD) layer is formed and is etched back. Finally, the second silicide region is formed on and in the polysilicon layer.Type: GrantFiled: December 23, 1999Date of Patent: May 22, 2001Assignee: United Microelectronics Corp.Inventor: Bing-Chang Wu
-
Patent number: 6228181Abstract: An epitaxial semiconductor wafer characterized by making the P-N junction face which having either flat or uneven face in a manner of uniformed thickness from the top surface, due to making a P or N type first layer by the Chemical Vapor Deposition on the basic plate and also to making a N or P type secondary layer on said first layer, while both of the layers being highly and pure controlled silicon, and the light reflectors being located at the out side of said each P or N type layer for concentrating the incoming light to the P-N junction portion.Type: GrantFiled: September 28, 1998Date of Patent: May 8, 2001Inventors: Shigeo Yamamoto, Mitsuhiro Maruyama
-
Patent number: 6225219Abstract: A method of stabilizing an anti-reflection coating (ARC) layer is disclosed. The method provides a substrate with a dielectric layer, a conductive layer, and the ARC layer formed thereon. The ARC layer is treated in an alloy treatment step prior to forming a photoresist layer over the ARC layer, so that the specificity of the ARC layer is stabilized to allow accurate transfer of a desired pattern. A photomask with the desired pattern is provided, while a photolithographic process is then performed to transfer the pattern onto the wafer.Type: GrantFiled: December 20, 1999Date of Patent: May 1, 2001Assignee: United Microelectronics Corp.Inventors: Kan-Yuan Lee, Weiching Horng, Joe Ko, Gary Hong
-
Patent number: 6225682Abstract: A fabrication method for a semiconductor memory device having an isolation structure which includes the steps of forming a pad oxide film on a semiconductor substrate, forming a first nitride film on the pad oxide film, patterning the first nitride film and the pad oxide film, forming an oxynitride film on a portion of the substrate externally exposed by the patterning step, forming side walls of a second nitride film on sides of the first nitride film, removing a portion of the oxynitride film using the side walls as a mask, forming a field oxide film on an exposed portion of the substrate, and removing the remaining pad oxide film, first nitride film, second nitride film, and oxynitride film. The first nitrate film and the pad oxide film may be patterned such that the pad oxide film is undercut to expose more of the substrate and to allow formation of the oxynitride film under the first nitride film. As such, the first nitride film can be used as a mask, rendering unnecessary the formation of side walls.Type: GrantFiled: March 24, 1998Date of Patent: May 1, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jeong-Hwan Son
-
Patent number: 6221741Abstract: A semi-insulating polycrystalline silicon layer containing oxygen of at least 10 percent by atom is grown on a back surface of a single crystalline silicon wafer, and achieves high gettering efficiency at a thickness less than the thickness usual polycrystalline silicon so that the silicon substrate is less warpedType: GrantFiled: May 15, 1998Date of Patent: April 24, 2001Assignee: NEC CorporationInventor: Koji Hamada
-
Patent number: 6218222Abstract: Devices with Schottky junctions are manufactured in that a semiconductor body with a substrate is provided with a first, for example n-type semiconductor region in the form of an epitaxial layer. A Schottky metal is locally provided thereon. A second semiconductor region is advantageously formed directly below the Schottky metal, with the purpose of adjusting the level of the Schottky barrier. Around this, a third semiconductor region is formed in the first region at at least two sides, which third region is then of the p-conductivity type and, when it entirely surrounds the second region, forms a so-called guard ring. A disadvantage of the above known method is that the devices obtained thereby have a (forward) current-voltage characteristic which is not very well controllable and reproducible. This hampers mass manufacture.Type: GrantFiled: August 27, 1998Date of Patent: April 17, 2001Assignee: U.S. Philips CorporationInventors: Adam R. Brown, Wiebe B. De Boer
-
Patent number: 6207536Abstract: There is disclosed a method and apparatus for forming a thin film of a composite metal compound. Independent targets formed of at least two different metals are sputtered so as to form on a substrate an ultra-thin film of a composite metal or an incompletely-reacted composite metal. The ultra-thin film is irradiated with the electrically neutral, activated species of a reactive gas so as to convert the composite metal or the incompletely-reacted composite metal to a composite metal compound through the reaction of the ultra-thin film with the activated species of the reactive gas. The formation of the ultra-thin film and the conversion to the composite metal compound are sequentially repeated so as to form on the substrate a thin film of the composite metal compound having a desired thickness.Type: GrantFiled: June 9, 1998Date of Patent: March 27, 2001Assignee: Shincron Co., Ltd.Inventors: Shigeharu Matsumoto, Kazuo Kikuchi, Masafumi Yamasaki, Qi Tang, Shigetaro Ogura
-
Patent number: 6197628Abstract: A method for use in the fabrication of integrated circuits includes providing a substrate assembly having a surface. A diffusion barrier layer is formed over at least a portion of the surface. The diffusion barrier layer is formed of RuSix, where x is in the range of about 0.01 to about 10. The barrier layer may be formed by depositing RuSix, by chemical vapor deposition or the barrier layer may be formed by forming a layer of ruthenium relative to a silicon containing region and performing an anneal to form RuSix from the layer of ruthenium and the silicon containing region. Capacitor electrodes, interconnects or other structures may be formed with such a diffusion barrier layer.Type: GrantFiled: August 27, 1998Date of Patent: March 6, 2001Assignee: Micron Technology, Inc.Inventors: Brian A. Vaartstra, Eugene P. Marsh
-
Patent number: 6197610Abstract: A method and system for making small gaps in a MEMS device is disclosed. The MEMS device is first made with a sacrificial layer where the gap is to reside. The device can then be assembled, including forming a protective coat surrounding the device. Once the protective coat is formed, small holes in the protective coat can be made to expose the sacrificial layer to an external environment. The holes can be formed using laser ablation. After the small holes have been made, an etchant can then be applied through the holes to remove the sacrificial layer.Type: GrantFiled: January 14, 2000Date of Patent: March 6, 2001Assignee: Ball Semiconductor, Inc.Inventor: Risaku Toda
-
Patent number: 6184110Abstract: A method of forming a nitrogen-implanted gate oxide in a semiconductor device includes preparing a silicon substrate; forming an oxide layer on the prepared substrate; and implanting N+ or N2+ ions into the oxide layer in a plasma immersion ion implantation apparatus.Type: GrantFiled: April 30, 1998Date of Patent: February 6, 2001Assignees: Sharp Laboratories of America, Inc., Sharp Kabushiki KaishaInventors: Yoshi Ono, Yanjun Ma
-
Patent number: 6180527Abstract: A method for thinning articles, such as wafers in an IC product, includes applying a reference layer to a first surface of the article to be thinned; removing a portion of the reference layer from its exposed surface to provide a reference surface; and thinning the article by removing a portion of the article from its second surface to provide a thinned surface. The orientation of the reference surface relative to the second surface is controlled, and the orientation of the thinned surface relative to the reference surface is controlled. There are also provided apparatuses and systems which are suitable for use in such methods, as well as intermediate articles and finished products containing articles formed in such methods.Type: GrantFiled: August 9, 1999Date of Patent: January 30, 2001Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Derek J. Gochnour
-
Patent number: 6168968Abstract: A method of fabricating an integrated thin film solar cell includes the steps of: forming a transparent conductive electrode layer and an amorphous semiconductor photoelectric conversion layer successively on a light-transmitting substrate; forming a rear electrode on the amorphous semiconductor photoelectric conversion layer; and patterning the rear electrode layer by applying a beam of a fourth harmonic generation from an Nd-YAG laser onto the rear electrode layer to form a rear electrode.Type: GrantFiled: February 25, 1998Date of Patent: January 2, 2001Assignee: Sharp Kabushiki KaishaInventors: Akimasa Umemoto, Susumu Kidoguchi
-
Patent number: 6168972Abstract: An encapsulation process for flip-chip bonding chips to a substrate encapsulates solder balls on the chip in a separate encapsulation process in which the chip is coated with encapsulation layer and then a portion of the encapsulation layer is removed to expose a portion of the solder balls.Type: GrantFiled: December 22, 1998Date of Patent: January 2, 2001Assignee: Fujitsu LimitedInventors: Wen-chou Vincent Wang, Michael G. Peters, Dashun S. Zhou, Yasuhito Takahashi
-
Patent number: 6162707Abstract: Generation of low work function, stable compound thin films by laser ablation. Compound thin films with low work function can be synthesized by simultaneously laser ablating silicon, for example, and thermal evaporating an alkali metal into an oxygen environment. For example, the compound thin film may be composed of Si/Cs/O. The work functions of the thin films can be varied by changing the silicon/alkali metal/oxygen ratio. Low work functions of the compound thin films deposited on silicon substrates were confirmed by ultraviolet photoelectron spectroscopy (UPS). The compound thin films are stable up to 500.degree. C. as measured by x-ray photoelectron spectroscopy (XPS). Tests have established that for certain chemical compositions and annealing temperatures of the compound thin films, negative electron affinity (NEA) was detected. The low work function, stable compound thin films can be utilized in solar cells, field emission flat panel displays, electron guns, and cold cathode electron guns.Type: GrantFiled: May 18, 1998Date of Patent: December 19, 2000Assignee: The Regents of the University of CaliforniaInventors: Long N. Dinh, William McLean, II, Mehdi Balooch, Edward J. Fehring, Jr., Marcus A. Schildbach
-
Patent number: 6156676Abstract: The present invention provides apparatus and a process for efficiently removing particles generated during a laser marking of the semiconductor wafer substrate, thereby improving the yield. The process of the invention for marking a semiconductor wafer substrate by a beam of laser radiation comprises the steps of flowing a gas over a marking region at a predetermined flow rate and removing the gas from the marking region at the same predetermined flow rate, thereby generating a gas flow having a predetermined flow rate over and adjacent the marking region so that particles produced from the semiconductor wafer substrate while it is being marked will be removed. In a preferred embodiment, the semiconductor wafer substrate may be mounted with its upper surface to be marked directed downwardly while the laser marking beam is directed upwardly to the substrate.Type: GrantFiled: July 24, 1998Date of Patent: December 5, 2000Assignee: LSI Logic CorporationInventors: Nobuyoshi Sato, Hiroshi Ohsawa, Hitoshi Hasegawa
-
Patent number: 6146933Abstract: A field shield isolated transistor is provided wherein the left-hand edge (E1) of a left-hand contact pad (51a) is positioned a distance (d5) to the right of the left-hand edge (F1) of a left-hand field shield gate electrode (41); the right-hand edge (E2) of the left-hand contact pad (51a) is positioned a distance (d6) to the right of the right-hand edge (F2) of the left-hand field shield gate electrode (41); the left-hand edge (E3) of a right-hand contact pad (52a) is positioned a distance (d7) to the left of the left-hand edge (F3) of a right-hand field shield gate electrode (42); and the right-hand edge (E4) of the right-hand contact pad (52a) is positioned a distance (d8) to the left of the right-hand edge (F4) of the right-hand field shield gate electrode (42).Type: GrantFiled: February 11, 2000Date of Patent: November 14, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shigenobu Maeda
-
Patent number: 6140249Abstract: A low dielectric constant material and a process for controllably reducing the dielectric constant of a layer of such material is provided and comprises the step of exposing the layer of dielectric material to a concentration of an oxygen plasma at a temperature and a pressure sufficient for the oxygen plasma to etch the layer of dielectric material to form voids in the layer of dielectric material. The process may also include the step of controlling the reduction of the dielectric constant by controlling the size and density of the voids. The size and density of the voids can be controlled by varying the pressure under which the reaction takes place, by varying the temperature at which the reaction takes place, by varying the concentration of the oxygen plasma used in the reaction or by varying a combination of these parameters. The process of the present invention is particularly useful in the fabrication of semiconductor devices.Type: GrantFiled: August 27, 1999Date of Patent: October 31, 2000Assignee: Micron Technology, Inc.Inventor: Sujit Sharan
-
Patent number: 6124195Abstract: The formation of routing traces on an external surface of a semiconductor device, such as a flip-chip, which has a plurality of ball or bump sites patterned in specific locations, wherein the ball or bumps sites are in electrical communication with external communication traces which are used to route signals from the flip-chip integrated circuitry. Such external communication traces generally result in unused space on the exterior surface of the flip-chip. This unused space can be utilized for forming routing traces to connect portions of the internal circuitry of the flip-chip rather than forming such routing traces internally, for forming routing traces to connect two or more semiconductor dice, or for forming routing traces for use as repair mechanisms.Type: GrantFiled: April 7, 1999Date of Patent: September 26, 2000Assignee: Micron Technology, Inc.Inventors: Kevin G. Duesman, Warren M. Farnworth
-
Patent number: 6124146Abstract: A method of depositing a material to a semiconductor device having a first mesa structure, a second mesa structure and a valley. Material is deposited from a first angular direction sufficient to substantially mask the valley with a first of the mesa structures and from a second angular direction sufficient to substantially mask the valley with the second mesa structure to form a first lip and a second lip on the respective first and second mesa structures overlying the valley and defining a space therebetween less than the width of the valley. Material is then deposited to the device from a third direction in substantial opposition to the device, the space operating to guide material deposition to the valley to provide discrete material deposition in the valley to form a discrete feature in the valley.Type: GrantFiled: May 15, 1998Date of Patent: September 26, 2000Assignee: Motorola, Inc.Inventor: Kumar Shiralagi