Patents Examined by Herve Assouman
-
Patent number: 9076783Abstract: Methods and systems are disclosed for selectively forming metal layers on lead frames after die attachment to improve electrical connections for areas of interest on lead frames, such as for example, lead fingers and down-bond areas. By selectively forming metal layers on areas of interest after die attachment, the disclosed embodiments help to eliminate anomalies and associated defects for the lead frames that may be caused by the die attachment process. A variety of techniques can be utilized for selectively forming one or more metal layers, and a variety of metal materials can be used (e.g., nickel, palladium, gold, silver, etc.). Further, cleaning can also be performed with respect to the areas of interest prior to selectively forming the one or more metal layers on areas of interest for the leaf frame.Type: GrantFiled: March 22, 2013Date of Patent: July 7, 2015Assignee: Freescale Semiconductor, Inc.Inventor: Rama I. Hegde
-
Patent number: 9076518Abstract: A three-dimensional non-volatile memory system is disclosed including a memory array utilizing shared pillar structures for memory cell formation. A shared pillar structure includes two non-volatile storage elements. A first end surface of each pillar contacts one array line from a first set of array lines and a second end surface of each pillar contacts two array lines from a second set of array lines that is vertically separated from the first set of array lines. Each pillar includes a first subset of layers that are divided into portions for the individual storage elements in the pillar. Each pillar includes a second subset of layers that is shared between both non-volatile storage elements formed in the pillar. The individual storage elements each include a steering element and a state change element.Type: GrantFiled: February 3, 2012Date of Patent: July 7, 2015Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Eliyahou Harari
-
Patent number: 9064893Abstract: A manufacturing method of a semiconductor device is provided. The method includes at least the following steps. A gate structure is formed on a substrate. An epitaxial structure is formed on the substrate, wherein the epitaxial structure comprises SiGe, and the Ge concentration in the epitaxial structure is equal to or higher than 45%. A first cap layer is formed on the epitaxial structure, wherein the first cap layer comprises Si. The first cap layer is doped with boron for forming a flat top surface of the first cap layer.Type: GrantFiled: May 13, 2013Date of Patent: June 23, 2015Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chin-I Liao, Chin-Cheng Chien
-
Patent number: 9064742Abstract: In a semiconductor device, a logic MOSFET and a switch MOSFET are formed in a high-resistance substrate. The logic MOSFET includes an epitaxial layer formed on the high-resistance substrate and a well layer formed on the epitaxial layer. The switch MOSFET includes a LOCOS oxide film formed on the high-resistance substrate, the LOCOS oxide film being sandwiched between trenches and thus having a mesa-shape in its upper part. The switch MOSFET further includes a buried oxide film and a SOI layer formed on the mesa-shape of the LOCOS oxide film. The upper surface of the mesa-shape of the LOCOS oxide film is positioned at the same height as the upper surface of the epitaxial layer.Type: GrantFiled: February 24, 2012Date of Patent: June 23, 2015Assignee: Renesas Electronics CorporationInventor: Jun Tamura
-
Patent number: 9059279Abstract: A semiconductor device includes a first gate structure formed in a semiconductor substrate; a second gate structure formed over the semiconductor substrate and over the first gate structure; and a bit line formed in the semiconductor substrate, and formed below the first gate structure.Type: GrantFiled: February 11, 2014Date of Patent: June 16, 2015Assignee: SK HYNIX INC.Inventor: Min Jin Lee
-
Patent number: 9059217Abstract: In a method of fabricating a FET semiconductor device, a FET structure with a gate channel and dummy gate is formed on a layer of substrate. The gate channel includes one or more FINs, and spacer layers that line the sides of the gate channel and abut the layer of substrate. The dummy gate is removed and the height of the gate channel is reduced to substantially near that of a top surface of one or more FINs. A layer of high-k material is deposited into the gate channel. A layer of first metal is then deposited that fills the gate channel and covers, at least in part, the layer of high-k material. Excess material is removed from the layers of high-k material and first metal to create a surface. A layer of second metal is selectively deposited onto the surface to form a continued gate conductor.Type: GrantFiled: March 28, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Junli Wang, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 9054300Abstract: A technique is provided for a thermally assisted magnetoresistive random access memory device. A magnetic tunnel junction is formed. Contact wiring having a top contact electrode and a bottom contact electrode is formed. The contact wiring provides write bias to heat the magnetic tunnel junction. A multilayer dielectric encapsulant is configured to retain the heat within the magnetic tunnel junction.Type: GrantFiled: August 20, 2013Date of Patent: June 9, 2015Assignee: International Business Machines CorporationInventors: Anthony J. Annunziata, Michael C. Gaidis
-
Patent number: 9054133Abstract: A method of forming a device is disclosed. A substrate defined with a device region is provided. A gate having a gate electrode, first and second gate dielectric layers is formed in a trench. The trench has an upper trench portion and a lower trench portion. A field plate is formed in the trench. First and second diffusion regions are formed. The gate is displaced from the second diffusion region.Type: GrantFiled: July 23, 2013Date of Patent: June 9, 2015Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Yemin Dong, Liang Yi, Zhanfeng Liu, Purakh Raj Verma, Ramadas Nambatyathu
-
Patent number: 9048127Abstract: The three dimensional (3D) circuit includes a first tier including a semiconductor substrate, a second tier disposed adjacent to the first tier, a three dimensional inductor including an inductive element portion, the inductive element portion including a conductive via extending from the first tier to a dielectric layer of the second tier. The 3D circuit includes a ground shield surrounding at least a portion of the conductive via. In some embodiments, the ground shield includes a hollow cylindrical cage. In some embodiments, the 3D circuit is a low noise amplifier.Type: GrantFiled: September 25, 2013Date of Patent: June 2, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Hsien Tsai, Hsieh-Hung Hsieh, Tzu-Jin Yeh, Chewn-Pu Jou, Sa-Lly Liu, Fu-Lung Hsueh
-
Patent number: 9041186Abstract: Disclosed is a semiconductor device including first and second semiconductor elements, first and second external connection terminals and a sealing member. The first external connection terminal is provided at a first surface of the first semiconductor element. The second semiconductor element is provided at a second surface side, that is at a side opposite to the first surface, of the first semiconductor element. The second external connection terminal is connected to the second semiconductor element, and the second external connection terminal is configured to be, together with the first external connection terminal, connected to a wiring board. The sealing member seals the first and second semiconductor elements and exposes a portion, that is configured to be connected to the wiring board, of the first external connection terminal and a portion, that is configured to be connected to the wiring board, of the second external connection terminal.Type: GrantFiled: March 22, 2013Date of Patent: May 26, 2015Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventors: Ryuji Nomoto, Yoshiyuki Yoneda, Koichi Nakamura
-
Patent number: 9034771Abstract: Methods of and apparatuses for dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a plasma etch chamber includes a plasma source disposed in an upper region of the plasma etch chamber. The plasma etch chamber also includes a cathode assembly disposed below the plasma source. The cathode assembly includes a cooling RF-powered chuck for supporting an inner portion of a backside of a substrate carrier. The cathode assembly also includes a cooling RF-isolated support surrounding but isolated from the RF-powered chuck. The RF-isolated support is for supporting an outer portion of the backside of the substrate carrier.Type: GrantFiled: May 23, 2014Date of Patent: May 19, 2015Assignee: Applied Materials, Inc.Inventor: Roy C. Nangoy
-
Patent number: 9034757Abstract: A method for manufacturing a component having an electrical through-connection is described. The method includes the following steps: providing a semiconductor substrate having a front side and a back side opposite from the front side, producing an insulating trench, which annularly surrounds a contact area, on the front side of the semiconductor substrate, filling the insulating trench with an insulating material, producing an electrical contact structure on the front side of the semiconductor substrate by depositing an electrically conductive material in the contact area, removing the semiconductor material remaining in the contact area on the back side of the semiconductor substrate in order to produce a contact hole which opens up the bottom side of the contact structure, and depositing a metallic material in the contact hole in order to electrically connect the electrical contact structure to the back side of the semiconductor substrate.Type: GrantFiled: June 20, 2013Date of Patent: May 19, 2015Assignee: ROBERT BOSCH GMBHInventors: Jochen Reinmuth, Jens Frey, Yvonne Bergmann
-
Patent number: 9023683Abstract: A method is provided for forming an epoxy-based planarization layer overlying an organic semiconductor (OSC) film. Generally, the method forms a fluoropolymer passivation layer overlying the OSC layer. A photopatternable adhesion layer is formed overlying the fluoropolymer passivation layer, and patterned. A photopatternable planarization layer, comprising an epoxy-based organic resin, is formed overlying the photopatternable adhesion layer and patterned to expose the fluoropolymer passivation layer. Then, the fluoropolymer passivation layer is plasma etched to expose the OSC layer. More explicitly, the method can be used to fabricate a bottom gate or top gate organic thin-film transistor (OTFT). Top gate and bottom gate OTFT devices are also provided.Type: GrantFiled: May 13, 2013Date of Patent: May 5, 2015Assignee: Sharp Laboratories of America, Inc.Inventors: Karen Nishimura, Lisa Stecker, Themistokles Afentakis, Kurt Ulmer
-
Patent number: 9023725Abstract: A device and methods for forming the device are disclosed. The method includes providing a substrate. A gate having a gate electrode and sidewall spacers are formed adjacent to sidewalls of the gate. A height HG of the gate is lower than a height HS of the sidewall spacers. A metal or metal alloy layer is deposited over the spacers, gate and the substrate. The substrate is processed to form metal silicide contact at least over the gate electrode. A top surface of the metal silicide contact over the gate electrode is about coplanar with a top of the sidewall spacer, and the difference between the height of the gate and spacers prevent formation of metal silicide filaments on top of the sidewall spacers.Type: GrantFiled: December 19, 2012Date of Patent: May 5, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Kwee Liang Yeo, Chim Seng Seet, Zheng Zou, Alex See
-
Patent number: 9018061Abstract: A semiconductor memory device according to an embodiment, includes a semiconductor substrate, a first insulating film provided on the semiconductor substrate, a silicon film including silicon provided on the first insulating film, a second insulating film provided on the silicon film, a hafnium alloy-containing film provided on the second insulating film, the hafnium alloy-containing film including oxygen and an alloy of hafnium and a metal other than hafnium, a third insulating film provided on the hafnium alloy-containing film, and an electrode provided on the third insulating film.Type: GrantFiled: January 13, 2014Date of Patent: April 28, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Itokawa
-
Patent number: 9018072Abstract: An electrostatic discharge (ESD) protection clamp (21, 21?, 70, 700) for protecting associated devices or circuits (24), comprises a bipolar transistors (21, 21?, 70, 700) in which doping of facing base (75) and collector (86) regions is arranged so that avalanche breakdown occurs preferentially within a portion (84, 85) of the base region (74, 75) of the device (70, 700) away from the overlying dielectric-semiconductor interface (791). Maximum variations (?Vt1)MAX of ESD triggering voltage Vt1 as a function of base-collector spacing dimensions D due, for example, to different azimuthal orientations of transistors (21, 21?, 70, 700) on a semiconductor die or wafer is much reduced. Triggering voltage consistency and manufacturing yield are improved.Type: GrantFiled: January 30, 2014Date of Patent: April 28, 2015Assignee: Freescale Semiconductor Inc.Inventors: Amaury Gendron, Chai Ean Gill, Changsoo Hong
-
Patent number: 9012274Abstract: The present invention provides a method for manufacturing a semiconductor structure, comprising the steps of: providing a semiconductor substrate, forming an insulating layer on the semiconductor substrate, and forming a semiconductor base layer on the insulating layer; forming a sacrificial layer and a spacer surrounding the sacrificial layer on the semiconductor base layer, and etching the semiconductor base layer by taking the spacer as a mask to form a semiconductor body; forming an insulating film on sidewalls of the semiconductor body; removing the sacrificial layer and the semiconductor body located under the sacrificial layer to form a first semiconductor fin and a second semiconductor fin. Correspondingly, the present invention further provides a semiconductor structure.Type: GrantFiled: May 14, 2012Date of Patent: April 21, 2015Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Haizhou Yin, Huilong Zhu, Zhijiong Luo
-
Patent number: 8987076Abstract: A method of manufacturing a transistor with suppressed characteristic variations caused by gate current, and a method of manufacturing an amplifier using such a transistor are provided. The transistor includes a SiC substrate, an AlGaN barrier layer, and a GaN buffer layer grown on the SiC substrate, a source electrode and a drain electrodes located on the AlGaN barrier layer, and a gate electrode connected to the AlGaN barrier layer via a Schottky junction. In a burn-in step, a gate voltage is applied to the transistor to cause a drain current Id to flow, and a drain voltage is applied to the transistor to heat the transistor to reduce the gate current of the transistor compared to the gate current before the burn-in.Type: GrantFiled: October 15, 2013Date of Patent: March 24, 2015Assignee: Mitsubishi Electric CorporationInventor: Hajime Sasaki
-
Patent number: 8969205Abstract: An intermediate semiconductor structure in fabrication includes a silicon semiconductor substrate, a hard mask of silicon nitride (SiN) over the substrate and a sacrificial layer of polysilicon or amorphous silicon over the hard mask. The sacrificial layer is patterned into sidewall spacers for mandrels of a filler material substantially different in composition from the sidewall spacers, such as a flowable oxide. The mandrels are removed such that the sidewall spacers have vertically tapered inner and outer sidewalls providing a rough triangular shape. The rough triangular sidewall spacers are used as a hard mask to pattern the SiN hard mask below.Type: GrantFiled: March 28, 2013Date of Patent: March 3, 2015Inventors: HongLiang Shen, Dae-Han Choi, Dae Geun Yang, Jung Yu Hsieh
-
Patent number: 8969111Abstract: An IZO layer (113) is formed on an a-ITO layer (112), and resist patterns (202R, 202G) having different film thicknesses are formed in at least sub-pixels (71R, 71G). The a-ITO layer (112) and the IZO layer (113) are etched by utilizing (i) a reduction in thickness of the resist patterns (202R, 202G) by ashing and (ii) a change in etching tolerance due to transformation from the a-ITO layer (112) into a p-ITO layer (114).Type: GrantFiled: September 20, 2012Date of Patent: March 3, 2015Assignee: Sharp Kabushiki KaishaInventors: Tohru Sonoda, Shoji Okazaki, Hiromitsu Katsui, Tetsunori Tanaka