Patents Examined by Hoa B. Trinh
  • Patent number: 12288761
    Abstract: A semiconductor device includes a chip body; a passivation layer on the chip body; a lower dielectric layer on the passivation layer; a first re-distribution pad on the lower dielectric layer; an upper dielectric layer on the lower dielectric layer, the upper dielectric layer having a groove that exposes an upper surface of the first re-distribution pad; and a second re-distribution pad on the upper dielectric layer. An upper surface of the second re-distribution pad is positioned at a higher level than the upper surface of the first re-distribution pad.
    Type: Grant
    Filed: January 10, 2022
    Date of Patent: April 29, 2025
    Inventors: Jun Yong Song, Kang Hun Kim, Si Yun Kim
  • Patent number: 12288832
    Abstract: A method for manufacturing a light-emitting element includes forming a first light-emitting part, forming a tunnel junction part on the first light-emitting part, and forming a second light-emitting part on the tunnel junction part. The step of forming the first light-emitting part includes forming a first layer with a first p-type impurity concentration at a first temperature, and forming a second layer with a second p-type impurity concentration on the first layer. The second p-type impurity concentration is greater than the first p-type impurity concentration. The step of forming the second light-emitting part includes forming a third layer with a third p-type impurity concentration at a second temperature and forming a fourth layer with a fourth p-type impurity concentration on the third layer. The fourth p-type impurity concentration is greater than the third p-type impurity concentration. The second temperature is less than the first temperature.
    Type: Grant
    Filed: June 28, 2022
    Date of Patent: April 29, 2025
    Assignee: NICHIA CORPORATION
    Inventor: Ryota Funakoshi
  • Patent number: 12288767
    Abstract: A semiconductor device includes a semiconductor element, a conductive member, and solder portions. The semiconductor element includes first main electrodes and a protective film on a first main surface, and a second main electrode on a second main surface. The protective film has an interposed film portion between the first main electrodes. The conductive member has facing portions each facing a corresponding one of the first main electrodes and an interposed conductive portion disposed between the facing portions. The solder portions are disposed between the first main electrodes and the facing portions and separated away from each other by the interposed film portion and the interposed conductive portion to define a space between the solder portions. The interposed film portion and the interposed conductive portion are less likely wetted to the solder portions to avoid the solder portions in liquid phase entering into the space during soldering.
    Type: Grant
    Filed: June 16, 2022
    Date of Patent: April 29, 2025
    Assignee: DENSO CORPORATION
    Inventor: Hideki Kawahara
  • Patent number: 12283557
    Abstract: An integrated circuit structure includes an aluminum pad layer on a dielectric stack, a passivation layer covering the aluminum pad layer, and an aluminum shield layer including aluminum routing patterns disposed directly above an embedded memory area and embedded in the dielectric stack. The aluminum shield layer is electrically connected to the uppermost copper layer through a plurality of tungsten vias. The plurality of tungsten vias is embedded in the dielectric stack.
    Type: Grant
    Filed: December 28, 2023
    Date of Patent: April 22, 2025
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Aaron Chen, Chi Ren, Yi Hsin Liu
  • Patent number: 12278193
    Abstract: A semiconductor device includes a first redistribution layer pattern, a second redistribution layer pattern, and a recognition mark. The first redistribution layer pattern is formed on a semiconductor substrate. The second redistribution layer pattern, with a bonding pad portion, is disposed on the first redistribution layer pattern. Furthermore, the recognition mark is formed on the first redistribution layer pattern to indicate a position of the bonding pad portion.
    Type: Grant
    Filed: November 9, 2021
    Date of Patent: April 15, 2025
    Assignee: SK hynix Inc.
    Inventor: Hyun Chul Seo
  • Patent number: 12274103
    Abstract: An electronic device that includes a base member made of a material containing metal atoms, the base member having a bonding surface, and the bonding surface contains oxides of the metal atoms; an electronic element is mounted on the base member; an organic structure on the bonding surface of the base member; and a cover member bonded to the bonding surface of the base member via the organic structure so as to encapsulate the electronic element in a space between the base member and the cover member.
    Type: Grant
    Filed: August 31, 2021
    Date of Patent: April 8, 2025
    Assignee: MURATA MANUFACTURING CO., LTD.
    Inventors: Kentaro Yoshii, Koji Matsushita
  • Patent number: 12266621
    Abstract: A display panel, a method of manufacturing the display panel, and a display device are provided. According to the display panel provided by the embodiment of the present application, a bonding structure is arranged between a display substrate and a circuit board to connect the display substrate and the circuit board together, and a width of the bonding structure is set to be 50 microns (?m)-200 ?m, so that when a plurality of display panels are spliced to realize a large-screen display, a width of an interval area between the adjacent display areas of the display panels may be significantly reduced.
    Type: Grant
    Filed: December 16, 2021
    Date of Patent: April 1, 2025
    Assignee: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
    Inventors: Jinming Shi, Huiru Zhao
  • Patent number: 12255162
    Abstract: In an embodiment, a semiconductor device includes a semiconductor body having a first major surface, a second major surface opposing the first major surface and at least one transistor device structure, a source pad and a gate pad arranged on the first major surface, a drain pad and at least one further contact pad coupled to a further device structure. The drain pad and the at least one further contact pad are arranged on the second major surface.
    Type: Grant
    Filed: October 4, 2019
    Date of Patent: March 18, 2025
    Assignee: Infineon Technologies Austria AG
    Inventor: Carsten von Koblinski
  • Patent number: 12255161
    Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a first semiconductor structure and a first connecting structure, wherein the first connecting structure includes a first connecting insulating layer positioned on the first semiconductor structure, two first conductive layers positioned in the first connecting insulating layer, and a first porous layer positioned between the two first conductive layers. A porosity of the first porous layer is between about 25% and about 100%. The first semiconductor structure includes a plurality of first composite conductive features, wherein at least one of the plurality of first composite conductive features includes a first protection liner, a first graphene liner in the first protection liner and a first core conductor in the first graphene liner.
    Type: Grant
    Filed: April 11, 2024
    Date of Patent: March 18, 2025
    Assignee: NANYA TECHNOLOGY CORPORATION
    Inventor: Teng-Yen Huang
  • Patent number: 12249572
    Abstract: An integrated structure intended to connect a plurality of semiconductor devices, the integrated structure including a substrate, a first face and a second face, the first face being intended to receive the semiconductor devices, the integrated structure including, at the first face, at least one routing level, the routing level or levels including: at least one first conductor routing track in a conductor material; and at least one first superconductor routing track made from a superconductor material.
    Type: Grant
    Filed: September 20, 2021
    Date of Patent: March 11, 2025
    Assignee: COMMISSARIAT À L'ÉNERGIE ATOMIQUE ET AUX ÉNERGIES ALTERNATIVES
    Inventors: Candice Thomas, Jean Charbonnier, Perceval Coudrain, Maud Vinet
  • Patent number: 12237337
    Abstract: A first high voltage semiconductor element, disposed in a substrate, includes first trenches; a first source region and a first drain region; first drift regions having respective ones partially surround the first source region and the first drain region; a first gate insulating layer and a first gate electrode disposed between the first drift regions; and a first high voltage well surrounding the first drift regions. A second high voltage semiconductor element, disposed in the substrate, includes second trenches; a second source region and a second drain region; second drift regions having respective ones partially surround the second source region and the second drain region; a second gate insulating layer and a second gate electrode disposed between the second drift regions; and a second high voltage well surrounding the second drift regions. Depths of the second trenches are disposed to be greater than depths of the first trenches.
    Type: Grant
    Filed: October 27, 2021
    Date of Patent: February 25, 2025
    Assignee: SK keyfoundry Inc.
    Inventors: Boseok Oh, Kwangho Park, Jiman Kim, Taekyun Yoo
  • Patent number: 12230593
    Abstract: A package structure is provided, including a substrate, a first passivation layer, a metallization layer, a second passivation layer, and a polymer layer. The first passivation layer is formed over the substrate. The metallization layer is conformally formed on the first passivation layer. The second passivation layer is conformally formed on the first passivation layer and the metallization layer. A step structure is formed on the top surface of the second passivation layer, and includes at least one lower part that is lower than the other parts of the step structure. The polymer layer is formed over the second passivation layer. A portion of the polymer layer extends into the lower part of the step structure to engage with the step structure.
    Type: Grant
    Filed: July 30, 2021
    Date of Patent: February 18, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Kai-Heng Chen, Pei-Haw Tsao, Shyue-Ter Leu, Rung-De Wang, Chien-Chun Wang
  • Patent number: 12230605
    Abstract: A semiconductor package includes semiconductor bridge, first and second multilayered structures, first encapsulant, and a pair of semiconductor dies. Semiconductor dies of the pair include semiconductor substrate and conductive pads disposed at front surface of semiconductor substrate. Semiconductor bridge electrically interconnects the pair of semiconductor dies. First multilayered structure is disposed on rear surface of one semiconductor die. Second multilayered structure is disposed on rear surface of the other semiconductor die. First encapsulant laterally wraps first multilayered structure, second multilayered structure and the pair of semiconductor dies. Each one of first multilayered structure and second multilayered structure includes a top metal layer, a bottom metal layer, and an intermetallic layer. Each one of first multilayered structure and second multilayered structure has surface coplanar with surface of first encapsulant.
    Type: Grant
    Filed: February 7, 2023
    Date of Patent: February 18, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Ying-Ching Shih, Chih-Wei Wu, Szu-Wei Lu
  • Patent number: 12218087
    Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a first semiconductor structure and a first connecting structure, wherein the first connecting structure includes a first connecting insulating layer positioned on the first semiconductor structure, two first conductive layers positioned in the first connecting insulating layer, and a first porous layer positioned between the two first conductive layers. A porosity of the first porous layer is between about 25% and about 100%. The first semiconductor structure includes a plurality of first composite conductive features, wherein at least one of the plurality of first composite conductive features includes a first protection liner, a first graphene liner in the first protection liner and a first core conductor in the first graphene liner.
    Type: Grant
    Filed: March 7, 2024
    Date of Patent: February 4, 2025
    Assignee: NANYA TECHNOLOGY CORPORATION
    Inventor: Teng-Yen Huang
  • Patent number: 12218022
    Abstract: A method includes forming a first passivation layer, forming a metal pad over the first passivation layer, forming a planarization layer having a planar top surface over the metal pad, and patterning the planarization layer to form a first opening. A top surface of the metal pad is revealed through the first opening. The method further includes forming a polymer layer extending into the first opening, and patterning the polymer layer to form a second opening. The top surface of the metal pad is revealed through the second opening.
    Type: Grant
    Filed: July 20, 2023
    Date of Patent: February 4, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Yi-Hsiu Chen, Wen-Chih Chiou, Chen-Hua Yu
  • Patent number: 12211805
    Abstract: A semiconductor device includes a first wafer comprising a first portion of a seal ring structure within a body of the first wafer. The semiconductor device includes a second wafer comprising a second portion of the seal ring structure within a body of the second wafer. The second wafer is affixed to the first wafer such that the second portion of the seal ring structure is on the first portion of the seal ring structure. The semiconductor device includes a trench structure comprising a first trench in the first wafer and a second trench in the second wafer, where the first trench and the second trench are on a same side of the seal ring structure.
    Type: Grant
    Filed: September 17, 2021
    Date of Patent: January 28, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chun-Liang Lu, Chun-Wei Chia, Chun-Hao Chou, Kuo-Cheng Lee
  • Patent number: 12205910
    Abstract: An integrated circuit device may include a multi-material toothed bond pad including (a) an array of vertically-extending teeth formed from a first material, e.g., aluminum, and (b) a fill material, e.g., silver, at least partially filling voids between the array of teeth. The teeth may be formed by depositing and etching aluminum or other suitable material, and the fill material may be deposited over the array of teeth and extending down into the voids between the teeth, and etched to expose top surfaces of the teeth. The array of teeth may collectively define an abrasive structure. The multi-material toothed bond pad may be bonded to another bond pad, e.g., using an ultrasonic or thermosonic bonding process, during which the abrasive teeth may abrade, break, or remove unwanted native oxide layers formed on the respective bond pad surfaces, to thereby create a direct and/or eutectic bonding between the bond pads.
    Type: Grant
    Filed: May 1, 2023
    Date of Patent: January 21, 2025
    Assignee: Microchip Technology Incorporated
    Inventors: Justin Sato, Bomy Chen, Yaojian Leng, Gerald Marsico, Julius Kovats
  • Patent number: 12205874
    Abstract: A semiconductor package includes: a semiconductor die attached to a leadframe and having a first bond pad at a side of the semiconductor die facing away from the leadframe; a metal clip having a first bonding region attached to the first bond pad of the semiconductor die by a plurality of first wire bonds which extend through a plurality of first openings in the first bonding region of the metal clip, the plurality of first wire bonds forming a joint between the metal clip and the first bond pad of the semiconductor die; and a joint between the plurality of first wire bonds and the metal clip at a side of the metal clip facing away from the semiconductor die. Additional semiconductor package embodiments and related methods of manufacture are also described.
    Type: Grant
    Filed: December 5, 2023
    Date of Patent: January 21, 2025
    Assignee: Infineon Technologies AG
    Inventors: Mohd Kahar Bajuri, Joel Feliciano Del Rosario, Thai Kee Gan, Mohd Afiz Hashim, Mei Fen Hiew
  • Patent number: 12206004
    Abstract: A method includes forming a p-well and an n-well in a substrate. The method further includes forming a stack of interleaving first semiconductor layers and second semiconductor layers over the p-well and the n-well, the first semiconductor layers having a first thickness and the second semiconductor layers having a second thickness different than the first thickness. The method further includes annealing the stack of interleaving semiconductor layers. The method further includes patterning the stack to form fin-shaped structures including a first fin-shaped structure over the n-well and a second fin-shaped structure over the p-well. The method further includes etching to remove the second semiconductor layers from the first and second fin-shaped structures, where the first semiconductor layers have a different thickness within each of the first and second fin-shaped structures after the etching. The method further includes forming a metal gate over the first and second fin-shaped structures.
    Type: Grant
    Filed: May 6, 2022
    Date of Patent: January 21, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Hung-Ju Chou, Yen-Po Lin, Jiun-Ming Kuo, Yuan-Ching Peng
  • Patent number: 12199041
    Abstract: Implementations of semiconductor packages may include a die having a first side and a second side opposite the first side, a first metal layer coupled to the first side of the die, a tin layer coupled to the first metal layer, the first metal layer between the die and the tin layer, a backside metal layer coupled to the second side of the die, and a mold compound coupled to the die. The mold compound may cover a plurality of sidewalls of the first metal layer and a plurality of sidewalls of the tin layer and a surface of the mold compound is coplanar with a surface of the tin layer.
    Type: Grant
    Filed: March 31, 2023
    Date of Patent: January 14, 2025
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventors: Yusheng Lin, Takashi Noma, Francis J. Carney