Patents Examined by Hyun Nam
-
Patent number: 11263158Abstract: Methods and apparatuses for a programmable IO device interface are provided. The apparatus may comprise: a first memory unit having a plurality of programs stored thereon, the plurality of programs are associated with a plurality of actions comprising updating memory based data structure, inserting a DMA command or initiating an event; a second memory unit for receiving and storing a table result, and the table result is provided by a table engine configured to perform packet match operations on (i) a packet header vector contained in a header portion and (ii) data stored in a programmable match table; and circuitry for executing a program selected from the plurality of programs in response to the table result and an address received by the apparatus, and the program is executed until completion and the program is associated with the programmable match table.Type: GrantFiled: February 19, 2019Date of Patent: March 1, 2022Assignee: PENSANDO SYSTEMS INC.Inventors: Michael Brian Galles, J. Bradley Smith, Hemant Vinchure
-
Patent number: 11256518Abstract: Techniques are disclosed relating to sharing operands among SIMD threads for a larger arithmetic operation. In some embodiments, a set of multiple hardware pipelines is configured to execute single-instruction multiple-data (SIMD) instructions for multiple threads in parallel, where ones of the hardware pipelines include execution circuitry configured to perform floating-point operations using one or more pipeline stages of the pipeline and first routing circuitry configured to select, from among thread-specific operands stored for the hardware pipeline and from one or more other pipelines in the set, a first input operand for an operation by the execution circuitry. In some embodiments, a device is configured to perform a mathematical operation on source input data structures stored across thread-specific storage for the set of hardware pipelines, by executing multiple SIMD floating-point operations using the execution circuitry and the first routing circuitry.Type: GrantFiled: October 9, 2019Date of Patent: February 22, 2022Assignee: Apple Inc.Inventors: Liang-Kai Wang, Robert D. Kenney, Terence M. Potter, Vinod Reddy Nalamalapu, Sivayya V. Ayinala
-
Patent number: 11249926Abstract: A peripheral device implements a plurality of queue sets each including a submission queue and a completion queue. Changes to the queues are monitored and arbitration parameters are adjusted, the arbitration parameters defining how submission queues are selected for retrieval of a command. An arbitration burst for a submission queue may be increased in response to tail movement for the submission queue being larger than for another submission queue. Priorities used for weighted round robin arbitration may also be adjusted based on tail movement. Arbitration burst quantities and priorities of groups of queues may also be adjusted. Head movement of the completion queues is monitored and may be used to lower priority, enable interrupt coalescing, or pause command retrieval where head movement does not meet a threshold condition.Type: GrantFiled: September 3, 2020Date of Patent: February 15, 2022Assignee: PETAIO INC.Inventors: JinKi Han, Jongman Yoon
-
Patent number: 11243766Abstract: There is disclosed in one example a microprocessor, including: a decoder; an execution unit; an instruction set flag vector; and logic to decode an instruction, read a binary disable flag for the instruction within the instruction set flag vector, and execute the instruction within the execution unit only if the disable flag for the instruction is not set.Type: GrantFiled: September 25, 2019Date of Patent: February 8, 2022Assignee: Intel CorporationInventor: Rodrigo Branco
-
Patent number: 11243897Abstract: A memory controller and buffers on memory modules each operate in two modes, depending on the type of motherboard through which the controller and modules are connected. In a first mode, the controller transmits decoded chip-select signals independently to each module, and the motherboard data channel uses multi-drop connections to each module. In a second mode, the motherboard has point-to-point data channel and command address connections to each of the memory modules, and the controller transmits a fully encoded chip-select signal group to each module. The buffers operate modally to correctly select ranks or partial ranks of memory devices on one or more modules for each transaction, depending on the mode.Type: GrantFiled: April 30, 2020Date of Patent: February 8, 2022Assignee: Rambus Inc.Inventors: Frederick A. Ware, Abhijit Abhyankar, Suresh Rajan
-
Patent number: 11243768Abstract: Disclosed embodiments relate to processing logic for performing function operations. In one example, and apparatus includes an execution unit within a processor to execute a code block, power management hardware coupled to the execution unit, wherein the power management hardware is to monitor a first execution of the code block, store a micro-architectural context of the processor in a metadata block associated with the code block, the micro-architectural context including performance data resulting from the first execution of the code block, the performance data comprising power and energy usage data, and power management related parameters, read the associated metadata block upon a second execution of the code block, and tune the second execution based on the performance data stored in the associated metadata block to increase efficiency of executing the code block.Type: GrantFiled: January 28, 2019Date of Patent: February 8, 2022Assignee: Intel CorporationInventors: Efraim Rotem, Eliezer Weissmann, Boris Ginzburg, Alon Naveh, Nadav Shulman, Ronny Ronen
-
Patent number: 11237832Abstract: A module with a functional unit for generating a data stream with a data output for outputting the data stream to a serialization unit provided for receiving a data stream from a serialization unit of a first series. A serialization unit of a second series is set up to serialize the data stream and output it through the data output, and a configuration data input receives configuration data defining a first register configuration of a serialization unit. A mapping of register addresses of the serialization unit of the first series to register addresses of the serialization unit of the second series can be stored in a data memory of the module. The configuration unit is set up to read in the configuration data, to use the mapping, and to configure the registers of the serialization unit of the second series according to the configuration of the second register.Type: GrantFiled: November 27, 2020Date of Patent: February 1, 2022Assignee: dSPACE digital signal processing and control engineering GmbHInventors: Gregor Sievers, Johannes Ax
-
Patent number: 11231934Abstract: A system and method for executing instructions in a constrained order. In some embodiments, the method includes: sending by a host, a first instruction, followed by an order-constrained instruction, followed by a second instruction; receiving, by a target, the first instructions, the order-constrained instruction, and the second instruction; and executing, by the target, the first instruction; the order-constrained instruction, after executing the first instruction; and the second instruction, after executing the order-constrained instruction.Type: GrantFiled: May 22, 2020Date of Patent: January 25, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Richard N. Deglin, Yash Jajoo, Vulligadla Amaresh, Jihyun Kim
-
Patent number: 11226916Abstract: A Baseboard Management Controller (BMC) (125) that may configure itself is disclosed. The BMC (125) may include an access logic (415) to determine a configuration of a chassis (105) that includes the BMC (125). The BMC (125) may also include a built-in self-configuration logic (420) to configure the BMC (125) responsive to the configuration of the chassis (105). The BMC (125) may self-configure without using any BIOS, device drivers, or operating systems.Type: GrantFiled: November 7, 2016Date of Patent: January 18, 2022Inventors: Sompong Paul Olarig, Son T. Pham
-
Patent number: 11227086Abstract: A system on a chip (SoC) includes a plurality of processing cores and a stream switch coupled to two or more of the plurality of processing cores. The stream switch includes a plurality of N multibit input ports, wherein N is a first integer, a plurality of M multibit output ports, wherein M is a second integer, and a plurality of M multibit stream links dedicated to respective output ports of the plurality of M multibit output ports. The M multibit stream links are reconfigurably coupleable at run time to a selectable number of the N multibit input ports, wherein the selectable number is an integer between zero and N.Type: GrantFiled: May 13, 2020Date of Patent: January 18, 2022Assignees: STMICROELECTRONICS S.r.l., STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Thomas Boesch, Giuseppe Desoli
-
Patent number: 11221848Abstract: Embodiments described herein provide an apparatus comprising a plurality of processing resources including a first processing resource and a second processing resource, a shared local memory communicatively coupled to the first processing resource and the second processing resource, and a processor to receive an instruction to initiate a matrix multiplication operation, write a first set of matrix data into a first set of registers, and share the first set of matrix data between the first processing resource and the second processing resource for use in the matrix multiplication operation. Other embodiments may be described and claimed.Type: GrantFiled: September 25, 2019Date of Patent: January 11, 2022Assignee: INTEL CORPORATIONInventors: Subramaniam Maiyuran, Varghese George, Joydeep Ray, Ashutosh Garg, Jorge Parra, Shubh Shah, Shubra Marwaha
-
Patent number: 11210254Abstract: Techniques for the storage management involve, in response to detecting that a storage device is plugged into the storage system, determining, at a computing device of a storage system and based on attributes of the storage device, a target interface device matching the storage device from a plurality of types of interface devices in the storage system, the interface device managing the storage device having attributes matching one of the plurality of types; determining an association between the storage device and the target interface device; and generating, based on the association, information characterizing a state of the storage device in the computing device. In this way, it is possible to support at least two different types of disks in the existing storage system, improving the compatibility and scalability of the system.Type: GrantFiled: May 26, 2020Date of Patent: December 28, 2021Assignee: EMC IP Holding Company LLCInventors: Min Zhang, Qiulin Cheng, Rui Chang
-
Patent number: 11204884Abstract: A remote terminal adapter device is disclosed. The adapter device includes control processors in communication with a bus controller via a dual redundant data bus (e.g., MIL-STD-1553) having primary and secondary data buses or channels. The adapter device includes analog relays connecting the primary and secondary buses to a main remote terminal (RT) device configured for control of an aircraft subsystem. Additional analog relays connect the data bus to one or more auxiliary or additional RTs (e.g., configured to backup the main RT or simulate the controlled subsystem and its responses. The adapter device may monitor the data bus for traffic and allow the redundant RT to access the data bus (from the same remote terminal) address as the main RT by activating and deactivating the analog relays.Type: GrantFiled: June 13, 2019Date of Patent: December 21, 2021Assignee: Rockwell Collins, Inc.Inventor: Brian R. Roggendorf
-
Patent number: 11200056Abstract: A parallel union control device includes: at least one memory storing a set of instructions; and at least one processor configured to execute the set of instructions to cause each of the plurality of arithmetic units included in an parallel computer including a vector register to: successively compare input elements of a pair of input sets to undergo union processing, the pair being stored in an input operand register in the vector register; select one of the input elements as an output element of an output set, based on a comparison result; and store the output element into an output operand register in the vector register; shift a pointer pointing to the input element; load the input sets into the input operand register from a memory; store the output sets into the memory from the output operand register; and determine whether union processing performed in parallel is ended.Type: GrantFiled: February 5, 2019Date of Patent: December 14, 2021Assignee: NEC CORPORATIONInventors: Harumichi Yokoyama, Takuya Araki, Haoran Li
-
Patent number: 11194581Abstract: Data processing apparatuses, methods of data processing, instructions, and simulator computer programs for providing a corresponding instruction execution environment are disclosed. Decode circuitry is responsive to an instance of a predetermined instruction type to cause issue circuitry to issue at least one subsequent instruction for execution to one of first and second instruction execution circuitry which support decoupled access-execute instruction execution. The predetermined instruction type is thus a steering instruction for at least one subsequent instruction and the programmer is provided with a mechanism for determining which program instructions are treated as access instructions and which are treated as execute instructions.Type: GrantFiled: October 21, 2019Date of Patent: December 7, 2021Assignee: Arm LimitedInventor: Mbou Eyole
-
Patent number: 11188486Abstract: The present disclosure relates to the technical field of a multi-chip system, and provides a master chip, a salve chip, and an inter-chip DMA transmission system. The master chip is connected to the slave chip through at least one first transmission channel (17) and a second transmission channel (18). The master chip includes a DMA controller (2) and an MCU (3). For each of the first transmission channels, when it is detected that any first transmission channel (17) is in an idle state, the MCU (3) configures one of a plurality of first peripherals (12) of the slave chip into a DMA mode. The DMA controller (2) is configured to receive, through the first transmission channel (17), a DMA request (req_s_0-req_s_N) generated by the first peripheral (12) in the DMA mode, and obtain a DMA data of the first peripheral (12) through the second transmission channel (18).Type: GrantFiled: November 26, 2019Date of Patent: November 30, 2021Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Zhibing Liang, Yifan Li, Zekai Chen
-
Patent number: 11188487Abstract: A Baseboard Management Controller (BMC) (125) that may configure itself is disclosed. The BMC (125) may include an access logic (415) to determine a configuration of a chassis (105) that includes the BMC (125). The BMC (125) may also include a built-in self-configuration logic (420) to configure the BMC (125) responsive to the configuration of the chassis (105). The BMC (125) may self-configure without using any BIOS, device drivers, or operating systems.Type: GrantFiled: November 7, 2016Date of Patent: November 30, 2021Inventors: Sompong Paul Olarig, Son T. Pham
-
Patent number: 11182312Abstract: A method includes enabling a manufacturing mode at least partially based on a first signal provided via one of a number of reserved pins of an interface connector. The method can further include providing, in response to enabling the manufacturing mode, a second signal to a memory component coupled to the interface connector via a number of other pins of the interface connector.Type: GrantFiled: April 2, 2020Date of Patent: November 23, 2021Assignee: Micron Technology, Inc.Inventor: Adam J. Hieb
-
Patent number: 11175919Abstract: Integrated circuit devices and methods for synchronizing execution of program code for multiple concurrently operating execution engines of the integrated circuit devices are provided. In some cases, one execution engine of an integrated circuit device may be dependent on the operation of another execution engine of the integrated circuit device. To synchronize the execution engines around the dependency, a first execution engine may execute an instruction to set a value in a register while a second execution engine may execute an instruction to wait for a condition associated with the register value.Type: GrantFiled: December 13, 2018Date of Patent: November 16, 2021Assignee: Amazon Technologies, Inc.Inventors: Ilya Minkin, Ron Diamant, Drazen Borkovic, Jindrich Zejda, Dana Michelle Vantrease
-
Patent number: 11175917Abstract: In an embodiment, a processor comprises a reservation station that issues a first load operation for execution, a store queue, and a replayed load buffer coupled in parallel with the reservation station. During execution of the first load operation, the store queue detects that the first load operation hits on a first store operation in the store queue that lacks store data and causes a replay of the first load operation. The replayed load buffer captures an identifier of the first load operation and the first store operation based on the replay of the first load operation, wherein the replayed load buffer monitors the reservation station for issuance of a first store data operation corresponding to the first store operation and issues the first load operation for reexecution based on the issuance of the first store data operation.Type: GrantFiled: September 11, 2020Date of Patent: November 16, 2021Assignee: Apple Inc.Inventors: Mridul Agarwal, Kulin N. Kothari, Nikhil Gupta