Patents Examined by Janice M. Girouard
-
Patent number: 11163451Abstract: A method, computer program product, and computing system for compartmentalizing a plurality of RAID extents, within a RAID system, into a plurality of rotation subgroups. An IO load imbalance condition is sensed in a first rotation subgroup, chosen from the plurality of rotation subgroups, that is associated with a plurality of logical data portions. At least one of the plurality of logical data portions is moved from the first rotation subgroup to a second rotation subgroup, chosen from the plurality of rotation subgroups.Type: GrantFiled: October 31, 2017Date of Patent: November 2, 2021Assignee: EMC IP Holding Company, LLCInventors: Nickolay Dalmatov, Michael P. Wahl, Jian Gao
-
Patent number: 11151051Abstract: A system and method relates to detecting a hardware event, determining a first virtual memory address associated with the hardware event, wherein the first virtual memory address is associated with a first processing thread, identifying, using the first virtual memory address, an entry of a logical address table, the entry comprising a file descriptor and a file offset associated with a file, identifying a memory address table associated with the file descriptor, translating, using the memory address table, the file offset into a second virtual memory address associated with a second processing thread, and transmitting, to the second processing thread, a notification comprising the second virtual memory address.Type: GrantFiled: October 7, 2019Date of Patent: October 19, 2021Assignee: Red Hat, Inc.Inventors: Michael Tsirkin, Andrea Arcangeli, David Alan Gilbert
-
Patent number: 11144240Abstract: Initialization is performed based on the commands received at the command queue. To perform initialization, a bank touch count list that includes a list of banks being accessed by the commands and a bank touch count for each of the banks in the list is updated. The bank touch count identifies the number of commands accessing each of the banks. The bank touch count list is updated by assigning a bank priority rank to each of the banks based on their bank touch count, respectively. Once initialized, the commands in the command queue are scheduled by inserting each of the commands into priority queues based on the bank touch count list.Type: GrantFiled: August 24, 2018Date of Patent: October 12, 2021Assignee: Micron Technology, Inc.Inventors: Patrick A. La Fratta, Robert Walker
-
Patent number: 11144239Abstract: According to an embodiment, a storage controller includes a collector and a controller. The collector is configured to collect data to be written in nonvolatile storage. The controller is configured to perform controlling such that a first time length between collecting data and writing the collected data in the nonvolatile storage after an emergency prediction notice is received is shorter than a second time length between collecting data and writing the collected data in the nonvolatile storage before the emergency prediction notice is received.Type: GrantFiled: August 6, 2018Date of Patent: October 12, 2021Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Kito, Takeshi Kawabata
-
Patent number: 11119941Abstract: According to examples, a system may include a central processing unit (CPU) and a capability enforcement controller in communication with the CPU. The capability enforcement controller may be separate from the CPU and may implement capability processing functions that control capabilities. Capabilities may be defined as unforgeable tokens of authority that protect access by the CPU to a physical address at which the data is stored in a memory.Type: GrantFiled: October 31, 2017Date of Patent: September 14, 2021Assignee: Hewlett Packard Enterprise Development LPInventors: Paolo Faraboschi, Dejan S. Milojicic, Kirk M. Bresniker
-
Patent number: 11056206Abstract: A non-volatile storage apparatus includes a set of non-volatile memory cells and one or more control circuits in communication with the set of non-volatile memory cells. The one or more control circuits are configured to group physical addresses of the set of non-volatile memory cells into groups of configurable sizes and to individually apply wear leveling schemes to non-volatile memory cells of a group.Type: GrantFiled: December 21, 2017Date of Patent: July 6, 2021Assignee: Western Digital Technologies, Inc.Inventors: Amir Gholamipour, Chandan Mishra
-
Patent number: 11043271Abstract: Apparatuses, systems, methods, and computer program products are disclosed for hybrid dual write. An apparatus includes a memory device comprising a plurality of single level cell blocks and a plurality of multi level cell blocks. An apparatus includes a hybrid writing component. A hybrid writing component includes a single level writing circuit that writes data to a plurality of single level cell blocks. A hybrid writing component includes a multi level writing circuit that copies data from a plurality of single level cell blocks to a plurality of multi level cell blocks. A hybrid writing component includes a control circuit that controls data to be copied from a single level cell block of a plurality of single level cell blocks to at least two multi level cell blocks of a plurality of multi level cell blocks.Type: GrantFiled: January 31, 2018Date of Patent: June 22, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Arun Kumar Shukla, Sharad Gupta, Silky Mohanty, Athira Kanchiyil, Arunkumar Mani, Noor Mohamed
-
Patent number: 11037627Abstract: Apparatuses, systems, methods, and computer program products are disclosed for hybrid dual write. An apparatus includes a memory device comprising a plurality of single level cell blocks and a plurality of multi level cell blocks. An apparatus includes a hybrid writing component. A hybrid writing component includes a single level writing circuit that writes data to a plurality of single level cell blocks. A hybrid writing component includes a multi level writing circuit that copies data from a plurality of single level cell blocks to a plurality of multi level cell blocks. A hybrid writing component includes an allocation circuit that allocates a single level cell block of a plurality of single level cell blocks to a first stream in response to a multi level cell block of a plurality of multi level cell block being allocated to the first stream.Type: GrantFiled: January 31, 2018Date of Patent: June 15, 2021Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Arun Kumar Shukla, Sharad Gupta, Silky Mohanty, Athira Kanchiyil, Arunkumar Mani, Noor Mohamed
-
Patent number: 11023140Abstract: Several embodiments of memory devices and systems with removable storage are disclosed herein. In one embodiment, a non-volatile dual in-line memory module (NVDIMM) includes a controller and a non-volatile memory slot configured to operatively connect a removable non-volatile memory device to the controller. The NVDIMM further comprises one or more volatile memories operatively connected to the controller. The controller is configured to backup content on the one or more volatile memories onto a removable non-volatile memory device operatively connected to the controller via the non-volatile memory slot. In some embodiments, the NVDIMM further comprises dedicated hardware configured to direct the controller to backup content on the one or more volatile memories onto a removable non-volatile memory device operatively connected to the controller via the non-volatile memory slot.Type: GrantFiled: December 21, 2017Date of Patent: June 1, 2021Assignee: Micron Technology, Inc.Inventor: William A. Lendvay
-
Patent number: 10937484Abstract: A system and method of avoiding loss of memory trace data, including monitoring a first-in-first-out (FIFO) buffer to determine if the FIFO buffer has overflowed due to memory access, determining whether an overflow of the FIFO buffer is acceptable, changing an operating mode of a target system if overflow of the FIFO buffer is unacceptable to avoid FIFO buffer overflow, and collecting memory trace data on the memory accesses.Type: GrantFiled: December 30, 2015Date of Patent: March 2, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Seiji Munetoh, Nobuyuki Ohba
-
Patent number: 10929317Abstract: Access control is achieved in consideration of write training. Masters issue access requests including a read request and a write request. A memory controller accesses memory in response to the access requests issued by the maters. A central bus-control system controls the output of the access requests issued by the masters to the memory controller. A training circuit conducts training on the memory while the access to the memory is stopped. The central bus-control system further controls the execution of the training on the memory. During the training, the central bus-control system suppresses the output of the read request to the memory controller from among the access requests issued by the masters.Type: GrantFiled: June 5, 2018Date of Patent: February 23, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Katsuya Mizumoto, Toshiyuki Hiraki, Nobuhiko Honda, Sho Yamanaka, Takahiro Irita, Yoshihiko Hotta
-
Patent number: 10860486Abstract: A semiconductor device includes first and second CPUs, first and second SPUs for controlling a snoop operation, a controller supporting ASIL D of a functional safety standard and a memory. The controller sets permission of the snoop operation to the first and second SPUs when a software lock-step is not performed. The controller sets prohibition of the snoop operation to the first and second SPUs when the software lock-step is performed. The first CPU executes a first software for the software lock-step, and writes an execution result in a first area for the memory. The second CPU executes a second software for the software lock-step, and writes an execution result in a second area of the memory. The execution result written in the first area is compared with the execution result written in the second area.Type: GrantFiled: June 19, 2019Date of Patent: December 8, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yuki Hayakawa, Toshiyuki Kaya, Shinichi Shibahara
-
Patent number: 10846253Abstract: Systems, apparatuses, and methods for performing efficient memory accesses for a computing system are disclosed. When a memory controller in a computing system determines a threshold number of memory access requests have not been sent to the memory device in a current mode of a read mode and a write mode, a first cost corresponding to a latency associated with sending remaining requests in either the read queue or the write queue associated with the current mode is determined. If the first cost exceeds the cost of a data bus turnaround, the cost of a data bus turnaround comprising a latency incurred when switching a transmission direction of the data bus from one direction to an opposite direction, then a second cost is determined for sending remaining memory access requests to the memory device. If the second cost does not exceed the cost of the data bus turnaround, then a time for the data bus turnaround is indicated and the current mode of the memory controller is changed.Type: GrantFiled: December 21, 2017Date of Patent: November 24, 2020Assignee: Advanced Micro Devices, Inc.Inventors: Guanhao Shen, Ravindra N. Bhargava, Kedarnath Balakrishnan
-
Patent number: 10761748Abstract: A method for performing a write operation in a distributed storage system is disclosed. The method comprises receiving a first time-stamped write request from a proxy server. Further, the method comprises determining if the first time-stamped write request is within a time window of a reorder buffer and if the first time-stamped write request overlaps with a second time-stamped write request in the reorder buffer. Responsive to a determination that the first time-stamped write request is outside the time window or that the first time-stamped write request is within the time window but has an older time-stamp than the second time-stamped write request, the method comprises rejecting the first time-stamped write request. Otherwise, the method comprises inserting the first time-stamped write request in the reorder buffer in timestamp order and transmitting an accept to the proxy server.Type: GrantFiled: August 6, 2018Date of Patent: September 1, 2020Assignee: DATERA, INCORPORATEDInventor: Guillermo J. Rozas