Patents Examined by Jason Lappas
-
Patent number: 11894052Abstract: An in-memory computation (IMC) circuit includes a memory array formed by memory cells arranged in row-by-column matrix. Computational weights for an IMC operation are stored in the memory cells. Each column includes a bit line connected to the memory cells. A biasing circuit is connected between each bit line and a corresponding column output. A column combining circuit combines and integrates analog signals at the column outputs of the biasing circuits. Each biasing circuit operates to apply a fixed reference voltage level to its bit line. Each biasing circuit further includes a switching circuit that is controlled to turn on for a time duration controlled by asps comparison of a coefficient data signal to a ramp signal to generate the analog signal dependent on the computational weight. The ramp signal is generated using a reference current derived from a reference memory cell.Type: GrantFiled: April 12, 2022Date of Patent: February 6, 2024Assignees: STMicroelectronics S.r.l., Alma Mater Studiorum—Universita' Di BolognaInventors: Marco Pasotti, Marcella Carissimi, Alessio Antolini, Eleonora Franchi Scarselli, Antonio Gnudi, Andrea Lico, Paolo Romele
-
Patent number: 11894037Abstract: In a memory array with a cross-point structure, at each cross-point junction a programmable resistive memory element, such as an MRAM memory cell, is connected in series with a threshold switching selector, such as an ovonic threshold switch. The threshold switching selector switches to a conducting state when a voltage above a threshold voltage is applied. When powered down for extended periods, the threshold voltage can drift upward. If the drift is excessive, this can make the memory cell difficult to access and can disturb stored data values when accessed. Techniques are presented to determine whether excessive voltage threshold drift may have occurred, including a read based test and a time based test. Techniques are also presented for initializing a cross-point array, for both first fire and cold start, by using voltage levels shifted from half-select voltage levels used in a standard memory access.Type: GrantFiled: April 12, 2022Date of Patent: February 6, 2024Assignee: SanDisk Technologies LLCInventors: Michael Grobis, James W. Reiner, Michael Nicolas Albert Tran, Juan P. Saenz, Gerrit Jan Hemink
-
Patent number: 11887657Abstract: The present disclosure relates to an amplifier circuit, a control method, and a memory, including: a sensing amplification circuit, including a readout node, a complementary readout node, a first node, and a second node; an isolation circuit, coupled to the readout node, the complementary readout node, a bit line, and a complementary bit line, wherein the isolation circuit is configured to couple the readout node to the bit line and the complementary readout node to the complementary bit line at a sensing amplification stage; an offset cancellation circuit, coupled to the bit line, the complementary bit line, the readout node, and the complementary readout node, wherein the offset cancellation circuit is configured to couple the bit line to the complementary readout node and the complementary bit line to the readout node at an offset cancellation stage; and a processing circuit, coupled to the offset cancellation circuit.Type: GrantFiled: June 8, 2022Date of Patent: January 30, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Weibing Shang, Hongwen Li
-
Patent number: 11887653Abstract: Disclosed is a memory device including a row decoder generating word line (WL) control signals based on a row address from an external device, a first sub-array including memory cells connected to word lines, a first sub-word line driver (SWD) providing a selection voltage or a non-selection voltage to odd-numbered word lines of the word lines based on odd-numbered WL control signals corresponding to the odd-numbered word lines, and a second SWD providing the selection voltage or the non-selection voltage to even-numbered word lines of the word lines based on even-numbered WL control signals corresponding to the even-numbered word lines. The first SWD applies the non-selection voltage to non-selection word lines of the even-numbered word lines, in response to the even-numbered WL control signals, and the second SWD applies the non-selection voltage to non-selection word lines of the odd-numbered word lines, in response to the odd-numbered WL control signals.Type: GrantFiled: March 28, 2022Date of Patent: January 30, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Minsu Lee, Min Tae Ryu, Wonsok Lee, Min Hee Cho
-
Patent number: 11887679Abstract: The present disclosure provides a method of data protection for a NAND memory. The method can include programming a selected page of the NAND flash memory device according to programming data. The programming of the selected page can include a plurality of programming operations and a plurality of verifying operations, with ones of the plurality of verifying operations performed after corresponding ones of the plurality of programming operations to determine whether programmed memory cells of the selected page have threshold voltage levels according to the programming data. The method can also include determining a completion of the programming of the selected page based on each of the plurality of verification operations returning a pass result. The method can also include performing, after the determining, a read operation on the selected page by the NAND flash memory device to self-verify data stored at the selected page according to the programming data.Type: GrantFiled: March 25, 2022Date of Patent: January 30, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Youxin He
-
Patent number: 11887678Abstract: The present disclosure provides a method for debugging of flash memory devices using NAND self-verification The method can include programming a selected page of the NAND flash memory device according to first and second programming data. The selected page can include a plurality of memory cells corresponding to a word line. The programming of the selected page can include a plurality of programming operations and a plurality of verifying operations. Ones of the plurality of verifying operations can be performed after corresponding ones of the plurality of programming operations to determine whether programmed memory cells of the selected page have threshold voltage levels according to the first or second programming data. The method can also include performing self-verification on the selected page to determine whether data stored at the selected page was overwritten and generating a fail indication upon determining that the data stored at the selected page was overwritten.Type: GrantFiled: March 25, 2022Date of Patent: January 30, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Youxin He
-
Patent number: 11875833Abstract: Embodiments of a Stochastic memristive array (SMA) device based on arrays of voltage-controlled magnetic tunnel junctions (MTJs) are disclosed. The SMA device is based on an array of stochastic (low energy barrier) magnetic tunnel junctions that are connected in parallel which simultaneously exhibits features that include (i) stochasticity and (ii) memristive behavior. The energy barrier of the MJTs may be tuned by an applied voltage (electric field). SMA devices may find applications in emerging computing concepts such as probabilistic computing and memcomputing, among others, providing a pathway towards intelligent hybrid CMOS-spintronic systems.Type: GrantFiled: August 19, 2021Date of Patent: January 16, 2024Assignee: NORTHWESTERN UNIVERSITYInventors: Pedram Khalili Amiri, Giovanni Finocchio
-
Patent number: 11875857Abstract: A method for programming a memory. The method includes providing a memory structure with a floating gate, and grounding a source of the memory structure; applying voltages to a drain and a bulk, forming an electric field, generating electron-hole pairs, and generating primary electrons, wherein the voltage applied to the bulk is lower than the voltage applied to the drain; making holes accelerate downward under the action of the electric field and collide with the bulk in the memory structure within a predetermined time to generate secondary electrons; applying voltages to a gate and the bulk respectively, where the voltage applied to the bulk is lower than the voltage applied to the gate, to enable the secondary electrons to generate tertiary electrons under the action of an electric field in a vertical direction, and the tertiary electrons are injected into the floating gate to complete a programming operation.Type: GrantFiled: January 16, 2022Date of Patent: January 16, 2024Assignee: CHINA FLASH CO., LTD.Inventors: Hong Nie, Jingwei Chen
-
Patent number: 11869561Abstract: A cross-point SOT-MRAM cell includes: a first SHE write line; a second SHE write line non-colinear to the first SHE write line; a cross-point free layer comprising a first free layer, a second free layer, and a dielectric layer disposed between the first and the second free layers, the cross-point free layer configured to store a magnetic bit and located between and in contact with both the first SHE write line and the second SHE write line; and a remote sensing MTJ located in a vicinity of the cross-point free layer, wherein a free layer sensor of the remote sensing MTJ is in contact with one of the first SHE write line and the second SHE write line.Type: GrantFiled: September 23, 2021Date of Patent: January 9, 2024Assignee: International Business Machines CorporationInventors: Julien Frougier, Dimitri Houssameddine, Ruilong Xie, Kangguo Cheng, Michael Rizzolo
-
Patent number: 11871687Abstract: Disclosed is a resistive switching element. The resistive switching element includes a first oxide layer and a second oxide layer stacked one on top of the other such that an interface is present therebetween, wherein the first oxide layer and the second oxide layer are made of different metal oxides; two-dimensional electron gas (2DEG) present in the interface between the first oxide layer and the second oxide layer and functioning as an inactive electrode; and an active electrode disposed on the second oxide layer, wherein when a positive bias is applied to the active electrode, an electric field is generated between the active electrode and the two-dimensional electron gas, such that the second oxide layer is subjected to the electric field, and active metal ions from the active electrode are injected into the second oxide layer. The resistive switching element realizes highly uniform resistive switching operation.Type: GrantFiled: September 17, 2020Date of Patent: January 9, 2024Assignees: AJOU UNIVERSITY INDUSTRY-ACADEMIC COOPERATION FOUNDATION, INDUSTRY-UNIVERSITY COOPERATION FOUNDATION HANYANG UNIVERSITY ERICA CAMPUSInventors: Sang Woon Lee, Tae Joo Park, Hae Jun Jung, Sung Min Kim, Hye Ju Kim, Seong Hwan Kim
-
Patent number: 11871586Abstract: A magnetic memory of the present embodiment includes an electrode extending along a plane including a first direction and a second direction, a first wiring extending in the first direction, second wirings between the electrode and the first wiring, extending in the second direction and arranged in the first direction, first magnetic members each including a first part electrically connected to the first wiring and a second part electrically connected to the electrode, extending in a third direction, and being positioned between neighboring two of the second wirings when seen from the third direction, and a control circuit. When writing first information to one first magnetic member, the control circuit supplies first current to at least two second wirings positioned on one side of the one first magnetic member in the first direction.Type: GrantFiled: March 14, 2022Date of Patent: January 9, 2024Assignee: Kioxia CorporationInventors: Naoharu Shimomura, Nobuyuki Umetsu, Tsuyoshi Kondo, Yoshihiro Ueda, Yasuaki Ootera, Akihito Yamamoto, Mutsumi Okajima, Masaki Kado, Tsutomo Nakanishi, Michael Arnaud Quinsat
-
Patent number: 11862260Abstract: Read disturb audit techniques that include algorithmically applying audit verify voltages to erased wordlines in an open memory block are described. In an audit verify technique, a pass-through voltage ensured to be higher than any threshold voltage of any cell is applied to each wordline in an open memory block that includes one or more programmed memory cells, and an audit verify voltage lower than the pass-through voltage is applied to each erased wordline. A first bit count representing a number of non-conductive bitline(s) is determined and compared to a threshold value to determine whether to continue or discontinue block operation. In an audit verify and audit gap technique, the erased wordlines are divided into disjoint first and second groups, and an audit verify voltage and a non-verify voltage are alternatively applied to the groups in different audit verify stages.Type: GrantFiled: February 14, 2022Date of Patent: January 2, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Jiacen Guo, Swaroop Kaza
-
Patent number: 11853856Abstract: An artificial neural network device that utilizes one or more non-volatile memory arrays as the synapses. The synapses are configured to receive inputs and to generate therefrom outputs. Neurons are configured to receive the outputs. The synapses include a plurality of memory cells, wherein each of the memory cells includes spaced apart source and drain regions formed in a semiconductor substrate with a channel region extending there between, a floating gate disposed over and insulated from a first portion of the channel region and a non-floating gate disposed over and insulated from a second portion of the channel region. Each of the plurality of memory cells is configured to store a weight value corresponding to a number of electrons on the floating gate. The plurality of memory cells are configured to multiply the inputs by the stored weight values to generate the outputs. Various algorithms for tuning the memory cells to contain the correct weight values are disclosed.Type: GrantFiled: January 18, 2020Date of Patent: December 26, 2023Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Farnood Merrikh Bayat, Xinjie Guo, Dmitri Strukov, Nhan Do, Hieu Van Tran, Vipin Tiwari, Mark Reiten
-
Patent number: 11854603Abstract: A data storage device including, in one implementation, a memory device and a controller configured to configured to retrieve a plurality of physical memory addresses from a first lookup table in the non-volatile memory. Each physical memory address is a combination of a word line and a string number of the non-volatile memory and the each physical memory address has a first number of bits. The controller is further configured to generate a plurality of encoded values by encoding the plurality of physical memory addresses. Each of the plurality of encoded values has a second number of bits that is smaller than the first number of bits. The controller is further configured to store the plurality of encoded values in the first lookup table, generate a logical to encoded value look-up table with the plurality of encoded values, and store the logical to encoded value look-up table in the memory.Type: GrantFiled: December 2, 2021Date of Patent: December 26, 2023Assignee: Western Digital Technologies, Inc.Inventors: Atif Hussain, Vivek Shivhare
-
Patent number: 11854621Abstract: A memory device and method of making the same are disclosed. The memory device includes transistor devices located in both a memory region and a logic region of the device. Transistor devices in the memory region include sidewall spacers having a first oxide layer over a side surface of a gate structure, a first nitride layer over the first oxide layer, a second oxide layer over the first nitride layer, and a second nitride layer over the second oxide layer. Transistor devices in the logic region include sidewall spacers having a first oxide layer over a side surface of a gate structure, a first nitride layer over the first oxide layer, and a second nitride layer over the first nitride layer.Type: GrantFiled: August 27, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chen-Ming Huang, Wen-Tuo Huang, ShihKuang Yang, Yu-Chun Chang, Shih-Hsien Chen, Yu-Hsiang Yang, Yu-Ling Hsu, Chia-Sheng Lin, Po-Wei Liu, Hung-Ling Shih, Wei-Lin Chang
-
Patent number: 11854606Abstract: A sense amplifier includes a first power terminal, a second power terminal, a first switching unit, a second switching unit, a third switching unit, a fourth switching unit, a first NMOS transistor, a second NMOS transistor, a first PMOS transistor, a second PMOS transistor, a third PMOS transistor and a fourth PMOS transistor. When the sense amplifier works, by outputting appropriate sequential logic signals to the four switching units respectively, controlling the on and off of the four switching units.Type: GrantFiled: June 30, 2021Date of Patent: December 26, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Weijie Cheng
-
Patent number: 11854613Abstract: A memory device is provided. The memory device includes an array of memory cells arranged in a plurality of rows, a plurality of word lines respectively coupled to the plurality of rows of the memory cells, and a peripheral circuit coupled to the word lines. The peripheral circuit is configured to convert a first value to a second value based on a mapping relationship between a read gray code and a program gray code, perform a program operation to program the second value into a memory cell as a state based on the read gray code, and perform a read operation to read out the state from the memory cell based on the read gray code to be the first value.Type: GrantFiled: October 15, 2021Date of Patent: December 26, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Chao Zhang, Haibo Li, Ken Hu, Yunxiang Wu
-
Patent number: 11848056Abstract: A semiconductor memory device is implemented as a string of storage transistors with sense amplifier connected drain terminals and floating source terminals. In some embodiments, a method in the semiconductor memory device applies a bit line control (BLC) voltage with a voltage step down to the bias device during the read operation to reduce the settling time on the bit line, thereby shortening the access time for data read out from the storage transistors. In other embodiments, a method in the semiconductor memory device including an array of strings of storage transistors uses a current from a biased but unselected bit line as the sense amplifier reference current for reading stored data from a selected bit line. In one embodiment, the sense amplifier reference current is provided to a referenced sense amplifier to generate a sense amplifier data latch signal.Type: GrantFiled: November 17, 2021Date of Patent: December 19, 2023Assignee: SUNRISE MEMORY CORPORATIONInventor: Raul Adrian Cernea
-
Patent number: 11849584Abstract: A semiconductor device having a large storage capacity per unit area is provided. The semiconductor device includes a stack, and the stack includes a first insulator, a first conductor over the first insulator, and a second insulator over the first conductor. The stack includes a first opening provided in the first insulator, the first conductor, and the second insulator and an oxide on the inner side of the first opening. Furthermore, in the first opening, a third insulator is positioned on the outer side of the oxide, a second conductor is positioned on the inner side of the oxide, and a fourth insulator is positioned between the oxide and the second conductor. The third insulator includes a gate insulating layer positioned at a side surface of the first opening, a tunnel insulating layer positioned on the outer side of the oxide, and a charge accumulation layer positioned between the gate insulating layer and the tunnel insulating layer.Type: GrantFiled: November 20, 2019Date of Patent: December 19, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Tatsuya Onuki, Takanori Matsuzaki, Kiyoshi Kato
-
Patent number: 11837272Abstract: A method of operating a memory device is provided, comprising determining a number of operations corresponding to a memory location during a first timing period; and scheduling an extra refresh operation for the memory location after the first timing period when the determined number of operations exceeds a predetermined threshold. A memory device is provided, comprising a memory including a memory location; and circuitry configured to: determine a number of operations corresponding to the memory location during a first timing period; and schedule an extra refresh operation for the memory location after the first timing period when the determined number of operations exceeds a predetermined threshold.Type: GrantFiled: May 24, 2021Date of Patent: December 5, 2023Inventor: Dean D. Gans