Patents Examined by John Bodnar
-
Patent number: 11244869Abstract: A method of forming a logic device and a power device on a substrate is provided. The method includes forming a first vertical fin on a first region of the substrate and a second vertical fin on a second region of the substrate, wherein an isolation region separates the first region from the second region, forming a dielectric under-layer segment on the second vertical fin on the second region, and forming a first gate structure on the dielectric under-layer segment and second vertical fin on the second region.Type: GrantFiled: April 28, 2020Date of Patent: February 8, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Juntao Li, Kangguo Cheng, Liying Jiang, John G. Gaudiello
-
Patent number: 11239086Abstract: Embodiments described herein relate to substrate processing methods. More specifically, embodiments of the disclosure provide for an MRAM back end of the line integration process which utilizes a zero mark for improved patterning alignment. In one embodiment, the method includes fabricating a substrate having at least a bottom contact and a via extending from the bottom contact in a first region and etching a zero mark in the substrate in a second region apart from the first region. The method also includes depositing a touch layer over the substrate in the first region and the second region, depositing a memory stack over the touch layer in the first region and the second region, and depositing a hardmask over the memory stack layer in the first region and the second region.Type: GrantFiled: April 26, 2019Date of Patent: February 1, 2022Assignee: Applied Materials, Inc.Inventors: Hsin-wei Tseng, Mahendra Pakala, Lin Xue, Jaesoo Ahn, Sajjad Amin Hassan
-
Patent number: 11239419Abstract: The present invention relates to a structure of a memory device. The structure of a memory device includes a substrate, including a bottom electrode layer formed therein. A buffer layer is disposed on the substrate, in contact with the bottom electrode layer. A resistive layer surrounds a whole sidewall of the buffer layer, and extends upward vertically from the substrate. A mask layer is disposed on the buffer layer and the resistive layer. A noble metal layer is over the substrate, and fully covers the resistive layer and the mask layer. A top electrode layer is disposed on the noble metal layer.Type: GrantFiled: July 8, 2019Date of Patent: February 1, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hai Tao Liu, Li Li Ding, Yao-Hung Liu, Guoan Du, Qi Lu Li, Chunlei Wan, Yi Yu Lin, Yuchao Chen, Huakai Li, Hung-Yueh Chen
-
Patent number: 11227797Abstract: Embodiments described herein relate to methods of seam-free gapfilling and seam healing that can be carried out using a chamber operable to maintain a supra-atmospheric pressure (e.g., a pressure greater than atmospheric pressure). One embodiment includes positioning a substrate having one or more features formed in a surface of the substrate in a process chamber and exposing the one or more features of the substrate to at least one precursor at a pressure of about 1 bar or greater. Another embodiment includes positioning a substrate having one or more features formed in a surface of the substrate in a process chamber. Each of the one or more features has seams of a material. The seams of the material are exposed to at least one precursor at a pressure of about 1 bar or greater.Type: GrantFiled: November 6, 2019Date of Patent: January 18, 2022Assignee: Applied Materials, Inc.Inventors: Shishi Jiang, Kurtis Leschkies, Pramit Manna, Abhijit Mallick
-
Patent number: 11193843Abstract: Aspects of the disclosure provide a capacitive pressure sensor. The capacitive pressure sensor can include a first substrate having a first surface and a second surface, a movable plate at a bottom of a first cavity recessed into the substrate from the first surface, and a second substrate bonded to the first substrate over the first surface. A second cavity is formed between the movable plate and the second surface. The second substrate includes a fixed plate disposed over the movable plate to form a capacitor. The second substrate further includes a third cavity between a surface of the fixed plate opposite to the movable plate and a surface of the second substrate opposite to the first substrate.Type: GrantFiled: April 9, 2020Date of Patent: December 7, 2021Inventors: Kathirgamasundaram Sooriakumar, Anu Austin, Ian Rose Bihag, Dieter Naegele-Preissmann
-
Patent number: 11177247Abstract: A display apparatus includes a driving substrate and a first light emitting diode element. The driving substrate has a plurality of driving structures. Each of the driving structures includes a first pad, a second pad, a third pad and a fourth pad. The plurality of driving structures include a first driving structure. The first light emitting diode element is electrically connected to a first pad and a second pad of the first driving structure, and the first light emitting diode element crosses a line connecting a third pad and a fourth pad of the first driving structure. A manufacturing method of the display apparatus is also provided.Type: GrantFiled: October 16, 2019Date of Patent: November 16, 2021Assignee: Au Optronics CorporationInventor: Chung-Chan Liu
-
Patent number: 11164996Abstract: A method of manufacturing a semiconductor light-emitting device includes: preparing a layer stack including a light-extracting layer and a light-emitting structure, the light-extracting layer having a first principal surface and a second principal surface opposite to the first principal surface, the light-emitting structure being provided on the first principal surface of the light-extracting layer; forming a pattern mask over a partial region of the second principal surface; dry-etching the second principal surface to form a rugged structure in a region where the pattern mask is formed and to form a recess portion having a planar surface in a region that is exposed without having the pattern mask formed thereover; and singulating the layer stack by irradiating the planar surface with a laser and cutting at least the light-extracting layer at a position of the planar surface.Type: GrantFiled: April 2, 2020Date of Patent: November 2, 2021Assignee: NIKKISO CO., LTD.Inventors: Noritaka Niwa, Tetsuhiko Inazu
-
Patent number: 11158714Abstract: Disclosed herein are quantum dot devices with trenched substrates, as well as related computing devices and methods. For example, in some embodiments, a quantum dot device may include: a substrate having a trench disposed therein, wherein a bottom of the trench is provided by a first material, and a quantum well stack at least partially disposed in the trench. A material of the quantum well stack may be in contact with the bottom of the trench, and the material of the quantum well stack may be different from the first material.Type: GrantFiled: June 9, 2016Date of Patent: October 26, 2021Assignee: Intel CorporationInventors: Ravi Pillarisetty, Van H. Le, Jeanette M. Roberts, David J. Michalak, James S. Clarke, Zachary R. Yoscovits
-
Patent number: 11152397Abstract: A protective circuit includes a non-linear element which includes a gate electrode, a gate insulating layer covering the gate electrode, a first oxide semiconductor layer overlapping with the gate electrode over the gate insulating layer, and a first wiring layer and a second wiring layer whose end portions overlap with the gate electrode over the first oxide semiconductor layer and in which a conductive layer and a second oxide semiconductor layer are stacked. Over the gate insulating layer, oxide semiconductor layers with different properties are bonded to each other, whereby stable operation can be performed as compared with Schottky junction. Thus, the junction leakage can be reduced and the characteristics of the non-linear element can be improved.Type: GrantFiled: November 21, 2019Date of Patent: October 19, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kengo Akimoto, Shigeki Komori, Hideki Uochi, Tomoya Futamura, Takahiro Kasahara
-
Patent number: 11145597Abstract: A semiconductor device includes a first semiconductor chip on which a first circuit is formed and a second semiconductor chip on which two circuits are formed. In the first semiconductor chip, a first inductor on the transmitting side electrically connected with the first circuit and a second inductor on the receiving side electrically connected with the second circuit via the bonding wire are formed. In plan view, the first inductor and the second inductor are disposed so as not to overlap each other, and are arranged along each other.Type: GrantFiled: July 8, 2019Date of Patent: October 12, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Shinichi Kuwabara, Yasutaka Nakashiba, Teruhiro Kuwajima
-
Patent number: 11139295Abstract: A FinFET device structure is provided. The FinFET device structure includes an isolation structure formed over a substrate and a fin structure formed over the substrate. The FinFET device structure includes a first gate structure and a second gate structure formed over the fin structure, and the first gate structure has a first width in a direction parallel to the fin structure, the second gate structure has a second width in a direction parallel to the fin structure, and the first width is smaller than the second width. The first gate structure includes a first work function layer having a first height. The second gate structure includes a second work function layer having a second height and a gap between the first height and the second height is in a range from about 1 nm to about 6 nm.Type: GrantFiled: October 30, 2019Date of Patent: October 5, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chai-Wei Chang, Po-Chi Wu, Yi-Cheng Chao, Che-Cheng Chang
-
Patent number: 11133232Abstract: A semiconductor device is provided. The semiconductor device includes a functional circuit; a plurality of electrostatic discharge (ESD) protection circuits formed independently of the functional circuit, wherein each of the plurality of ESD protection circuits includes a plurality of junctions having different sizes and capacities, each of the plurality of ESD protection circuits is configured to perform an ESD test in different processes of fabrication of the semiconductor device; and a plurality of test pads connected to the plurality of ESD protection circuits and the functional circuit, respectively, wherein each of the plurality of test pads is configured to receive a test signal for the ESD test.Type: GrantFiled: May 21, 2019Date of Patent: September 28, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ae-Nee Jang, Seung-Duk Baek
-
Patent number: 11127674Abstract: Disclosed are embodiments of a back end of the line (BEOL) metal structure that includes, within a metal level, a metal via, which has at least eight sides and all interior angles at 135° or more, and a metal wire thereon. The metal wire and via include respective portions of a continuous conformal metal layer. A passivation layer coats the top surface of the metal layer. The metal via and the metal wire thereon can be in an upper metal level and can be made of one metal (e.g., aluminum or an aluminum alloy). The upper metal level can be above a lower metal level that similarly includes a metal via and metal wire thereon, but the metal used can be different (e.g., copper) and/or the shape of the via can be different (e.g., four-sided). Also disclosed herein are method embodiments for forming the above-described BEOL metal structure.Type: GrantFiled: October 16, 2019Date of Patent: September 21, 2021Assignee: GlobalFoundries U.S. Inc.Inventors: Dirk Breuer, Oliver M. Witnik, Carla Byloos, Holger S. Schuehrer
-
Patent number: 11127730Abstract: A semiconductor device including memory cell transistors on a substrate is provided. The semiconductor device includes a first wiring layer on the memory cell transistors and including a bit line and a first conductive pattern, a second wiring layer on the first wiring layer and including a ground line, a first via interposed between and electrically connecting the bit line and a source/drain of a first memory cell transistor among the memory cell transistors, and a first extended via interposed between the ground line and a source/drain of a second memory cell transistor among the memory cell transistors. The ground line is electrically connected to the source/drain of the second memory cell transistor through the first extended via and the first conductive pattern. The first extended via has a width greater than that of the first via.Type: GrantFiled: August 13, 2019Date of Patent: September 21, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Inhak Lee, Sang-Yeop Baeck, JaeSeung Choi, Hyunsu Choi, SangShin Han
-
Patent number: 11121233Abstract: Fabricating a nanosheet transistor includes receiving a substrate structure having a set of nanosheet layers stacked upon a substrate, the set of nanosheet layers including at least one silicon (Si) layer, at least one silicon-germanium (SiGe) layer, a fin formed in the nanosheet layers, a gate region formed within the fin, and a trench region adjacent to the fin. A top sacrificial spacer is formed upon the fin and the trench region and etched to form a trench in the trench region. An indentation is formed within the SiGe layer in the trench region, and a sacrificial inner spacer is formed within the indentation. A source/drain (S/D) region is formed within the trench. The sacrificial top spacer and sacrificial inner spacer are etched to form an inner spacer cavity between the S/D region and the SiGe layer. An inner spacer is formed within the inner spacer cavity.Type: GrantFiled: April 23, 2019Date of Patent: September 14, 2021Assignee: Tessera, Inc.Inventors: Kangguo Cheng, Julien Frougier, Nicolas Loubet
-
Patent number: 11107922Abstract: The semiconductor structure includes a semiconductor substrate having a first region and a second region being adjacent to the first region; first fins formed on the semiconductor substrate within the first region; a first shallow trench isolation (STI) feature disposed on the semiconductor substrate within the second region; and a first gate stack that includes a first segment disposed directly on the first fins within the first region and a second segment extending to the first STI feature within the second region. The second segment of the first gate stack includes a low resistance metal (LRM) layer, a first tantalum titanium nitride layer, a titanium aluminum nitride layer, and a second tantalum titanium nitride layer stacked in sequence. The first segment of the first gate stack within the first region is free of the LRM layer.Type: GrantFiled: December 29, 2019Date of Patent: August 31, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Max Liu, Yen-Ming Peng, Wei-Shuo Ho
-
Integration scheme for breakdown voltage enhancement of a piezoelectric metal-insulator-metal device
Patent number: 11107630Abstract: Various embodiments of the present disclosure are directed towards a piezoelectric metal-insulator-metal (MIM) device including a piezoelectric structure between a top electrode and a bottom electrode. The piezoelectric layer includes a top region overlying a bottom region. Outer sidewalls of the bottom region extend past outer sidewalls of the top region. The outer sidewalls of the top region are aligned with outer sidewalls of the top electrode. The piezoelectric layer is configured to help limit delamination of the top electrode from the piezoelectric layer.Type: GrantFiled: May 21, 2019Date of Patent: August 31, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Anderson Lin, Chun-Ren Cheng, Chi-Yuan Shih, Shih-Fen Huang, Yi-Chuan Teng, Yi Heng Tsai, You-Ru Lin, Yen-Wen Chen, Fu-Chun Huang, Fan Hu, Ching-Hui Lin, Yan-Jie Liao -
Patent number: 11107981Abstract: Disclosures of the present invention describe a halide semiconductor memristor that is suitable for being as an artificial synapse. The halide semiconductor memristor comprises a first electrode layer, an active layer and a second electrode layer, wherein the active layer comprises a first oxide semiconductor film formed on the first electrode layer, a halide semiconductor film formed on the first oxide semiconductor film, and a second oxide semiconductor film formed on the halide semiconductor film Moreover, a variety of experimental data have proved that, this halide semiconductor memristor is indeed suitable for being adopted as a plurality of artificial synapses that are used in manufacture of a neuromorphic device, and exhibits many advantages, including: capable of being driven by a low operation voltage, having a multi-stage adjustable resistance state, and a wide dynamic range of the switching resistance states.Type: GrantFiled: September 27, 2019Date of Patent: August 31, 2021Inventors: Hao-Wu Lin, Chien-Yu Chen, Tse-Wei Chen, Li-Wei Chen, Wei-Chun Wang, Chih-Ting Hsu
-
Patent number: 11101176Abstract: A method of fabricating a redistribution circuit structure including the following steps is provided. A conductive via is formed. A photosensitive dielectric layer is formed to cover the conductive via. The photosensitive dielectric layer is partially removed to reveal the conductive via at least through an exposure and development process. A redistribution wiring is formed on the photosensitive dielectric layer and the revealed conductive via.Type: GrantFiled: May 17, 2019Date of Patent: August 24, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Han Wang, Yu-Hsiang Hu, Hung-Jui Kuo
-
Patent number: 11094831Abstract: Semiconductor nanowire devices having cavity spacers and methods of fabricating cavity spacers for semiconductor nanowire devices are described. For example, a semiconductor device includes a plurality of vertically stacked nanowires disposed above a substrate, each of the nanowires including a discrete channel region. A common gate electrode stack surrounds each of the discrete channel regions of the plurality of vertically stacked nanowires. A pair of dielectric spacers is on either side of the common gate electrode stack, each of the pair of dielectric spacers including a continuous material disposed along a sidewall of the common gate electrode and surrounding a discrete portion of each of the vertically stacked nanowires. A pair of source and drain regions is on either side of the pair of dielectric spacers.Type: GrantFiled: September 20, 2019Date of Patent: August 17, 2021Assignee: Intel CorporationInventors: Rishabh Mehandru, Szuya S. Liao, Stephen M. Cea