Patents Examined by Juanita Rhodes
-
Patent number: 9356116Abstract: There is provided a power semiconductor device, including a first conductive type drift layer; a second conductive type body layer formed on the drift layer, a second conductive type collector layer formed below the drift layer; a first gate formed by penetrating through the body layer and a portion of the drift layer, a first conductive type emitter layer formed in the body layer and formed to be spaced apart from the first gate, a second gate covering upper portions of the body layer and the emitter layer and formed as a flat type gate on the first gate, and a segregation stop layer formed between contact surfaces of the first and second gates with the body layer, the emitter layer, and the drift layer.Type: GrantFiled: May 9, 2013Date of Patent: May 31, 2016Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jaehoon Park, In Hyuk Song, Dong Soo Seo, Kwang Soo Kim, Kee Ju Um
-
Patent number: 9343672Abstract: A nonvolatile memory cell includes first and second interlayer insulating films which are separated from each other and are stacked sequentially, a first electrode which penetrates the first interlayer insulating film and the second interlayer insulating film, a resistance change film which is formed along a side surface of the first electrode and extends parallel to the first electrode, and a second electrode which is formed between the first interlayer insulating film and the second interlayer insulating film. The second electrode includes a conductive film which is made of metal and a diffusion preventing film which prevents diffusion of a conductive material contained in the conductive film.Type: GrantFiled: April 9, 2012Date of Patent: May 17, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Chan-Jin Park, Sun-Jung Kim, Soon-Oh Park, Hyun-Su Ju, Soo-Doo Chae
-
Patent number: 9337205Abstract: The present disclosure relates to an SRAM memory cell. The SRAM memory cell has a semiconductor substrate with an active area and a gate region positioned above the active area. A butted contact extends from a position above the active area to a position above the gate region. The butted contact contains a plurality of distinct regions having different widths (i.e., the smaller dimensions of the butted contact), such that a region spanning the active area and gate region has width less than the regions in contact with the active area or gate region. By making the width of the region spanning the active area and gate region smaller than the regions in contact with the active area or gate, the etch rate is reduced at a junction of the gate region with the active area, thereby preventing etch back of the gate material and leakage current.Type: GrantFiled: March 19, 2015Date of Patent: May 10, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Tzyh-Cheang Lee
-
Patent number: 9324821Abstract: An embodiment of a compound semiconductor device includes: a substrate; a nitride compound semiconductor stacked structure formed on or above the substrate; and a gate electrode, a source electrode and a drain electrode formed on or above the compound semiconductor stacked structure. A recess positioning between the gate electrode and the drain electrode in a plan view is formed at a surface of the compound semiconductor stacked structure.Type: GrantFiled: October 31, 2012Date of Patent: April 26, 2016Assignee: FUJITSU LIMITEDInventor: Kozo Makiyama
-
Patent number: 9312194Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a leadframe having a mounting platform; applying an attach layer on the mounting platform; mounting an integrated circuit die on the attach layer; forming an encapsulation on the integrated circuit die and the attach layer, the mounting platform exposed from the encapsulation; and forming a terminal having a terminal protrusion from the leadframe, the terminal protrusion below a horizontal plane of the mounting platform.Type: GrantFiled: March 20, 2012Date of Patent: April 12, 2016Assignee: STATS ChipPAC Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 9312139Abstract: A semiconductor element and a manufacturing method of the same are provided. The semiconductor element includes a substrate, a plurality of doping strips, a memory material layer, a plurality of conductive damascene structures, and a dielectric structure. The doping strips are formed in the substrate. The memory material layer is formed on the substrate, and the memory material layer comprises a memory area located on two sides of the doping strips. The conductive damascene structures are formed on the memory material layer. The dielectric structure is formed on the doping strips and between the conductive damascene structures. The conductive damascene structures are extended in a direction perpendicular to a direction which the doping strips are extended in.Type: GrantFiled: May 10, 2013Date of Patent: April 12, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ching-Hung Wang, Jyun-Siang Huang, Chien-Hung Liu, Chia-Wen Cheng, Ying-Tso Chen
-
Patent number: 9305879Abstract: An e-fuse structure including a fuse link having a first region made of a first conductor and a second region made of a second conductor. The first conductor and the second conductor are in the same wiring level. The first conductor has a higher electrical resistance than the second conductor. The first conductor has a higher resistance to electromigration than the second conductor. The first region and the second region have a common width. The length of the first region is longer than the length of the second region.Type: GrantFiled: September 12, 2013Date of Patent: April 5, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Ronald G. Filippi, Erdem Kaltalioglu, Andrew T. Kim, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 9305847Abstract: A method of manufacturing a semiconductor device is provided. The method includes the following steps. A substrate including a first transistor having a first conductivity type, a second transistor having a second conductivity type and a third transistor having the first conductivity type is formed. An inner-layer dielectric layer is formed on the substrate, and includes a first gate trench corresponding to the first transistor, a second gate trench corresponding to the second transistor and a third gate trench corresponding to the third transistor. A work function metal layer is formed on the inner-layer dielectric layer. An anti-reflective layer is coated on the work function metal layer. The anti-reflective layer on the second transistor and on the top portion of the third gate trench is removed to expose the work function metal layer. The exposed work function metal layer is removed.Type: GrantFiled: June 25, 2014Date of Patent: April 5, 2016Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shin-Chi Chen, Chih-Yueh Li, Shui-Yen Lu, Chi-Mao Hsu, Yuan-Chi Pai, Yu-Hong Kuo, Nien-Ting Ho
-
Patent number: 9287436Abstract: A display device includes: a first substrate; a photo transistor on the first substrate; and a switching transistor connected to the photo transistor. The photo transistor includes a light blocking film on the first substrate, a first gate electrode on the light blocking film and in contact with the light blocking film, a first semiconductor layer on the first gate electrode and overlapping the light blocking film, and a first source electrode and a first drain electrode on the first semiconductor layer. The switching transistor includes a second gate electrode on the first substrate, a second semiconductor layer on the second gate electrode and overlapping the second gate electrode, and a second source electrode and a second drain electrode on the second semiconductor layer. The first semiconductor layer and the second semiconductor layer are at a same layer of the display device, and each includes crystalline silicon germanium.Type: GrantFiled: December 18, 2012Date of Patent: March 15, 2016Assignees: SAMSUNG DISPLAY CO., LTD., INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITY, ULSAN COLLEGE INDUSTRY COOPERATIONInventors: Sang Youn Han, Cheol Kyu Kim, Jun Ho Song, Sung Hoon Yang, Kyung Tea Park, Seung Mi Seo, Suk Won Jung, Do Young Kim, Sun Jo Kim, Hyung Jun Kim
-
Patent number: 9274264Abstract: A light source module includes a light guide element, at least one light-emitting element, and a quantum dot element. The light guide element has a light incident surface and a light exiting surface. The light-emitting element is disposed at the light incident surface for providing a first color light. The quantum dot element converts only a portion of the first color light into a first monochromatic light. The first color light and the first monochromatic light are mixed into a white light.Type: GrantFiled: May 9, 2013Date of Patent: March 1, 2016Assignee: HTC CorporationInventor: Fu-Cheng Fan
-
Patent number: 9276104Abstract: A high-frequency semiconductor device, wherein on one surface of a semiconductor substrate, a first insulating layer, an undoped epitaxial polysilicon layer in a state of column crystal, a second insulating layer, and a semiconductor layer are formed in order from a side of the one surface, and a high-frequency transistor is formed in a location of the semiconductor layer facing the undoped epitaxial polysilicon layer with the second insulating layer in between.Type: GrantFiled: January 30, 2013Date of Patent: March 1, 2016Assignee: SONY CORPORATIONInventors: Hiroki Tsunemi, Hideo Yamagata, Kenji Nagai, Yuji Ibusuki
-
Patent number: 9269704Abstract: A semiconductor device includes a metal-oxide-semiconductor field effect transistor (MOSFET), in which parasitic silicon controlled rectifier (SCR) equivalent circuits are formed in the MOSFET, and the MOSFET further includes a drain region. The drain region includes P-type heavily doped regions which are different from each other, in which the P-type heavily doped regions are respectively operated as anodes of the SCR equivalent circuits.Type: GrantFiled: September 30, 2013Date of Patent: February 23, 2016Assignee: Nuvoton Technology CorporationInventors: Po-An Chen, Md Imran Siddiqui
-
Patent number: 9245929Abstract: A light-emitting component arrangement may include at least one flexible printed circuit board, at least one light-emitting component coupled to the flexible printed circuit board, at least one electromechanical connecting part, wherein the connecting part is mechanically fixed to the flexible printed circuit board and is electrically coupled to the light-emitting component, and wherein the connecting part has an electromechanical connection for mechanically and electrically connecting a connecting element which is external to the printed circuit board.Type: GrantFiled: December 13, 2012Date of Patent: January 26, 2016Assignee: OSRAM OLED GMBHInventors: Karsten Diekmann, Simon Schicktanz
-
Patent number: 9245912Abstract: A method and apparatus for a low resistance image sensor contact, the apparatus comprising a photosensor disposed in a substrate, a first ground well disposed in a first region of the substrate, the first ground well having a resistance lower than the substrate, and a ground line disposed in a region adjacent to the first ground well. The first ground well is configured to provide a low resistance path to the ground line from the substrate for excess free carriers in the first region of the substrate. The apparatus may optionally comprise a second ground well having a lower resistance than the first ground well and disposed between the first ground well and the ground line, and may further optionally comprise a third ground well having a lower resistance than the second ground well and disposed between the second ground well and the ground line.Type: GrantFiled: May 9, 2013Date of Patent: January 26, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Min-Feng Kao, Dun-Nian Yaung, Jen-Cheng Liu, Feng-Chi Hung, Chun-Chieh Chuang, Shuang-Ji Tsai, Jeng-Shyan Lin
-
Patent number: 9224861Abstract: A semiconductor device includes a semiconductor substrate, a body region disposed in the semiconductor substrate and having a first conductivity type, a source region disposed in the semiconductor substrate adjacent the body region and having a second conductivity type, a drain region disposed in the semiconductor substrate, having the second conductivity type, and spaced from the source region to define a conduction path, a gate structure supported by the semiconductor substrate, configured to control formation of a channel in the conduction path during operation, and having a side adjacent the source region that comprises a notch, the notch defining a notch area, and a notch region disposed in the semiconductor substrate in the notch area and having the first conductivity type.Type: GrantFiled: May 9, 2013Date of Patent: December 29, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Hongning Yang, Pete Rodriguez, Zhihong Zhong, Jiang-Kai Zuo
-
Patent number: 9224908Abstract: An electro-optical device includes a scanning line and a data line intersecting each other, a pixel circuit provided at a position corresponding to an intersection of the scanning line and the data line, and a power supply wiring line that supplies a given potential. The pixel circuit includes a light emitting element and a driving transistor configured to control a current flowing through the light emitting element. A gate electrode of the driving transistor is electrically connected via a first relay electrode to a given node. The first relay electrode is formed in the same layer as the power supply wiring line and the data line. The first relay electrode is surrounded on at least three sides by the power supply line.Type: GrantFiled: May 9, 2013Date of Patent: December 29, 2015Assignee: SEIKO ESPON CORPORATIONInventors: Takayuki Kitazawa, Takeshi Nomura
-
Patent number: 9202869Abstract: A collector region is formed between insulating shallow trench isolation regions within a substrate. A base material is epitaxially grown on the collector region and the shallow trench isolation regions. The base material forms a base region on the collector region and extrinsic base regions on the shallow trench isolation regions. Further, a sacrificial emitter structure is patterned on the base region and sidewall spacers are formed on the sacrificial emitter structure. Planar raised base structures are epitaxially grown on the base region and the extrinsic base regions, and the upper layer of the raised base structures is oxidized. The sacrificial emitter structure is removed to leave an open space between the sidewall spacers and an emitter is formed within the open space between the sidewall spacers. The upper layer of the raised base structures comprises a planar insulator electrically insulating the emitter from the raised base structures.Type: GrantFiled: May 9, 2013Date of Patent: December 1, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Natalie B. Feilchenfeld, Qizhi Liu