Patents Examined by Marvin Payen
-
Patent number: 11856814Abstract: The present disclosure provides a display panel and a manufacturing method for the display panel. The display panel includes a substrate, a switch assembly disposed on the substrate, and a light-sensing assembly disposed on a side of the switch assembly. The switch assembly comprises an indium gallium zinc oxide (IGZO) layer.Type: GrantFiled: April 1, 2022Date of Patent: December 26, 2023Assignees: HKC CORPORATION LIMITED, CHONGQING HKC OPTOELECTRONICS TECHNOLOGY CO., LTDInventor: En-Tsung Cho
-
Patent number: 11856878Abstract: A high-density resistive random-access memory array with self-aligned bottom electrode contact includes a plurality of electrically conductive structures embedded in an interconnect dielectric material layer, a bottom electrode selectively grown over, and electrically connected to, each of the electrically conductive structures with the bottom electrode above an electrically conductive structure being separated from the bottom electrode above another electrically conductive structure by a first dielectric filling layer, the bottom electrode having a semi-circular shape. The array further includes a resistive random-access memory pillar disposed above the bottom electrode.Type: GrantFiled: November 6, 2021Date of Patent: December 26, 2023Assignee: International Business Machines CorporationInventors: Dexin Kong, Ekmini Anuja De Silva, Ashim Dutta, Daniel Schmidt
-
Patent number: 11844292Abstract: The disclosed subject matter relates generally to structures, memory devices and a method of forming the same. More particularly, the present disclosure relates to resistive random-access (ReRAM) memory devices with an electrode having tapered sides. The present disclosure provides a memory device including a first electrode having a tapered shape and including a tapered side, a top surface, and a bottom surface, in which the bottom surface has a larger surface area than the top surface, a resistive layer on and conforming to at least the tapered side of the first electrode, and a second electrode laterally adjacent to the tapered side of the first electrode, the second electrode including a top surface and a side surface abutting the resistive layer, in which the side surface forms an acute angle with the top surface.Type: GrantFiled: June 24, 2021Date of Patent: December 12, 2023Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Shyue Seng Tan
-
Patent number: 11818900Abstract: An integrated circuit is provided. The integrated circuit includes a transistor, a first metallization layer above the transistor and electrically connected to the transistor, and a phase change switch. At least a part of the phase change switch is provided below the first metallization layer. The first metallization layer is provided laterally adjacent to the phase change switch. Moreover, a method is provided for manufacturing an integrated circuit. Further provided is a wafer for manufacturing an integrated circuit, and a method for manufacturing a wafer for manufacturing an integrated circuit.Type: GrantFiled: March 5, 2021Date of Patent: November 14, 2023Assignee: Infineon Technologies AGInventors: Hans Taddiken, Christoph Glacer, Dominik Heiss, Christoph Kadow
-
Patent number: 11812675Abstract: Embodiments disclosed herein include an RRAM cell. The RRAM cell may include a first nanowire electrically connected to a first wordline electrode. The nanowire may include a first sharpened point distal from the first wordline electrode. The RRAM cell may also include a metal contact electrically connected to a bitline electrode and a high-? dielectric layer directly between the nanowire and the metal contact.Type: GrantFiled: September 21, 2021Date of Patent: November 7, 2023Assignee: International Business Machines CorporationInventors: Juntao Li, Kangguo Cheng, Dexin Kong, Zheng Xu
-
Patent number: 11805711Abstract: A Phase-Change Memory (PCM) device includes a dielectric layer, a bottom electrode disposed in the dielectric layer, a liner material disposed on the bottom electrode, a phase-change material disposed on the liner material, and a top electrode disposed on the phase-change material and in the dielectric layer.Type: GrantFiled: September 28, 2020Date of Patent: October 31, 2023Assignee: International Business Machines CorporationInventors: Ning Li, Joel P. de Souza, Kevin W. Brew, Devendra K. Sadana
-
Patent number: 11800824Abstract: Methods of forming a stack without damaging underlying layers are discussed. The encapsulation layer and dielectric layer are highly conformal, have low etch rates, and good hermeticity. These films may be used to protect chalcogen materials in PCRAM devices or any substrates sensitive to oxygen or moisture. Some embodiments utilize a two-step process comprising a first ALD process to form an encapsulation layer and oxidation process to form a dielectric layer.Type: GrantFiled: March 24, 2021Date of Patent: October 24, 2023Assignee: Applied Materials, Inc.Inventors: Maribel Maldonado-Garcia, Cong Trinh, Mihaela A. Balseanu
-
Patent number: 11793059Abstract: Techniques and devices are provided for attaching a die to a metal manifold. A metal-containing ink is used to deposit a metal trace on the die and thereby to form a gasket, after which the die is compressed against the manifold to form a sealed connection between the two.Type: GrantFiled: August 5, 2021Date of Patent: October 17, 2023Assignee: Universal Display CorporationInventors: William E. Quinn, Jason Paynter, Gregory McGraw, Matthew King
-
Patent number: 11785868Abstract: A semiconductor structure includes a substrate, a first electrode, a vacancy supply layer, a sidewall barrier layer, an oxygen reservoir layer, a resistive switching layer, and a second electrode. The first electrode is disposed on the substrate. The vacancy supply layer is disposed on the first electrode. The sidewall barrier layer is disposed on the first electrode. The oxygen reservoir layer is disposed on the first electrode. The sidewall barrier layer is disposed between the oxygen reservoir layer and the vacancy supply layer. The resistive switching layer is disposed on the vacancy supply layer. The second electrode is disposed on the resistive switching layer.Type: GrantFiled: November 12, 2021Date of Patent: October 10, 2023Assignee: WINBOND ELECTRONICS CORP.Inventors: Po-Yen Hsu, Bo-Lun Wu, Tse-Mian Kuo
-
Patent number: 11785867Abstract: A memory device includes a substrate, a memory unit, and a first spacer layer. The memory unit is disposed on the substrate, and the memory unit includes a first electrode, a second electrode, and a memory material layer. The second electrode is disposed above the first electrode in a vertical direction, and the memory material layer is disposed between the first electrode and the second electrode in the vertical direction. The first spacer layer is disposed on a sidewall of the memory unit. The first spacer layer includes a first portion and a second portion. The first portion is disposed on a sidewall of the first electrode, the second portion is disposed on a sidewall of the second electrode, and a thickness of the second portion in a horizontal direction is greater than a thickness of the first portion in the horizontal direction.Type: GrantFiled: July 12, 2021Date of Patent: October 10, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chung-Yi Chiu
-
Patent number: 11785870Abstract: A memory cell includes pair of metal layers, insulating layer, memory layer, selector layer, and word line. The pair of metal layers extends in a first direction. A first metal layer of the pair is disposed in contact with a second metal layer of the pair. The first metal layer includes a first material. The second metal layer includes a second material. The second metal layer laterally protrudes with respect to the first metal layer along a second direction perpendicular to the first direction. The insulating layer extends in the first direction and is disposed on top of the pair. The memory layer conformally covers sides of the pair. The selector layer is disposed on the memory layer. The word line extends along the second direction on the selector layer over the pair.Type: GrantFiled: January 7, 2021Date of Patent: October 10, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kai-Tai Chang, Tung-Ying Lee
-
Patent number: 11769788Abstract: A high-resolution display device is provided. The high-resolution display device includes a light-emitting layer including a first semiconductor layer, an active layer, and a second semiconductor layer, a plurality of transparent electrodes respectively formed on the second semiconductor layer in sub-pixel regions, a first electrode connected to the first semiconductor layer, a plurality of second electrodes connected to the plurality of transparent electrodes, a color-converting layer arranged over the light-emitting layer and configured to emit light of a predetermined color based on light generated by the light-emitting layer, which are sequentially stacked on a substrate including a plurality of sub-pixel regions. One or more ion injection regions corresponding to current injection regions corresponding to the plurality of the sub-pixel regions is formed in the second semiconductor layer.Type: GrantFiled: October 14, 2021Date of Patent: September 26, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jinjoo Park, Hoyoung Ahn, Junhee Choi, Sungjin Kang, Junghun Park
-
Patent number: 11758740Abstract: A three-dimensional semiconductor device includes multiple semiconductor device layers on a substrate, wherein each layer includes a first stacked structure, a first gate dielectric layer, a first semiconductor layer, a first channel layer, a first source region, a first drain region, and a first resistive random access memory cell. The first stacked structure on the substrate includes a first insulating layer and a first gate conductor layer. The first gate dielectric layer surrounds a sidewall of the first stacked structure. The first semiconductor layer surrounds a sidewall of the first gate dielectric layer. The first channel layer is in the first semiconductor layer. The first source region and the first drain region are on both sides of the first channel layer in the first semiconductor layer. The first resistive random access memory cell is on a first sidewall of the first semiconductor layer and connected to the first drain region.Type: GrantFiled: April 7, 2021Date of Patent: September 12, 2023Assignee: Winbond Electronics Corp.Inventors: Chang-Tsung Pai, Chiung-Lin Hsu, Yu-Ting Chen, Ming-Che Lin, Chi-Ching Liu
-
Patent number: 11742205Abstract: A method and device for bonding a first substrate with a second substrate inside a sealed bonding chamber. The method includes: a) fixing of the first and second substrates, b) arranging of the first and second substrates, c) mutual approaching of the first and second substrates, d) contacting the first and second substrates at respective bond initiation points, e) generating a bonding wave running from the bond initiation points to side edges of the substrates, and f) influencing the bonding wave during course of the bonding wave, wherein targeted influencing of the bonding wave takes place by a regulated and/or controlled change of pressure inside the bonding chamber.Type: GrantFiled: July 16, 2021Date of Patent: August 29, 2023Assignee: EV Group E. Thallner GmbHInventors: Thomas Wagenleitner, Andreas Fehkuhrer
-
Patent number: 11737379Abstract: A memory structure comprises a ReRAM module embedded in a substrate. An insulative layer is formed on the substrate. A first electrode is located on the insulative layer. The first electrode is proximately connected to a first end of the ReRAM module and comprises a first surface area. A second electrode is located on the insulative layer. The second electrode is proximately connected to a second end of the ReRAM module. The second electrode comprises a second surface area, a plasma-interacting component, and a resistive component. The resistive component is located between the plasma-interacting component and the ReRAM module. A ratio of the first surface area to the second surface area creates a voltage between the first electrode and second electrode when the first surface area and second surfaces area are exposed to an application of plasma. The voltage forms a conductive filament in the ReRAM module.Type: GrantFiled: January 27, 2021Date of Patent: August 22, 2023Assignee: International Business Machines CorporationInventors: Youngseok Kim, Soon-Cheon Seo, Injo Ok, Alexander Reznicek
-
Patent number: 11730068Abstract: A method of forming a phase change switching device includes providing a substrate, forming first and second RF terminals on the substrate, forming a strip of phase change material on the substrate that is connected between the first and second RF terminals, forming a heating element adjacent to the strip of phase change material such that the heating element is configured to control a conductive state of the strip of phase change material. The first and second RF terminals and the heating element are formed by a lithography process that self-aligns the heating element with the first and second RF terminals.Type: GrantFiled: June 17, 2021Date of Patent: August 15, 2023Assignee: Infineon Technologies AGInventors: Dominik Heiss, Christoph Kadow, Matthias Markert
-
Patent number: 11723289Abstract: A variable resistance memory device includes a variable resistance layer, a first conductive element, and a second conductive element. The variable resistance layer includes a first layer including a first material and a second layer on the first layer and the second layer including a second material. The second material has a different valence than a valence of the first material. The first conductive element and the second conductive element are on the variable resistance layer and separated from each other to form an electric current path in the variable resistance layer in a direction perpendicular to a direction in which the first layer and the second layer are stacked.Type: GrantFiled: May 15, 2020Date of Patent: August 8, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Seyun Kim, Jinhong Kim, Soichiro Mizusaki, Jungho Yoon, Youngjin Cho
-
Patent number: 11723220Abstract: A method for manufacturing an electronic chip includes providing a semiconductor layer located on an insulator covering a semiconductor substrate. First and second portions of the semiconductor layer are oxidized up to the insulator. Stresses are generated in third portions of the semiconductor layer, and each of the third portions extend between two portions of the semiconductor layer that are oxidized. Cavities are formed which extend at least to the substrate through the second portions and the insulator. Bipolar transistors are formed in at least part of the cavities and first field effect transistors are formed in and on the third portions. Phase change memory points are coupled to the bipolar transistors.Type: GrantFiled: April 29, 2021Date of Patent: August 8, 2023Assignee: STMicroelectronics (Crolles 2) SASInventors: Remy Berthelon, Olivier Weber
-
Patent number: 11710764Abstract: An integrated circuit (IC) including a semiconductor surface layer of a substrate including functional circuitry having circuit elements formed in the semiconductor surface layer configured together with a Metal-Insulator-Metal capacitor (MIM) capacitor on the semiconductor surface layer for realizing at least one circuit function. The MIM capacitor includes a multilevel bottom capacitor plate having an upper top surface, a lower top surface, and sidewall surfaces that connect the upper and lower top surfaces (e.g., a bottom plate layer on a three-dimensional (3D) layer or the bottom capacitor plate being a 3D bottom capacitor plate). At least one capacitor dielectric layer is on the bottom capacitor plate. A top capacitor plate is on the capacitor dielectric layer, and there are contacts through a pre-metal dielectric layer to contact the top capacitor plate and the bottom capacitor plate.Type: GrantFiled: June 27, 2018Date of Patent: July 25, 2023Assignee: Texas Instruments IncorporatedInventors: Poornika Fernandes, Sagnik Dey, Luigi Colombo, Haowen Bu, Scott Robert Summerfelt, Mark Robert Visokay, John Paul Campbell
-
Patent number: 11706933Abstract: A semiconductor memory device includes a substrate, a dielectric layer on the substrate, and a contact plug in the dielectric layer. An upper portion of the contact plug protrudes from a top surface of the dielectric layer. The upper portion of the contact plug acts as a first electrode. A buffer layer is disposed on the dielectric layer and beside the upper portion of the contact plug. A resistive-switching layer is disposed beside the buffer layer. A second electrode is disposed beside the resistive-switching layer.Type: GrantFiled: April 7, 2021Date of Patent: July 18, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Hsin Hsu, Ko-Chi Chen, Tzu-Yun Chang, Chung-Tse Chen