Patents Examined by Matthew C Tabler
-
Patent number: 8130010Abstract: Embodiments of a memory controller are described. This memory controller communicates signals to a memory device via a signal line, which can be a data signal line or a command/address signal line. Termination of the signal line is divided between an external impedance outside of the memory controller and an internal impedance within the memory controller. The memory controller does not activate the external impedance prior to communicating the signals and, therefore, does not deactivate the external impedance after communicating the signals. The internal impedance of the memory controller can be enabled or disabled in order to reduce interface power consumption. Moreover, the internal impedance may be implemented using a passive component, an active component or both. For example, the internal impedance may include either or both an on-die termination and at least one driver.Type: GrantFiled: February 7, 2011Date of Patent: March 6, 2012Assignee: Rambus Inc.Inventors: Kyung Suk Oh, Woopoung Kim, Huy M. Nguyen, Eugene C. Ho
-
Patent number: 8072237Abstract: Integrated circuits are provided with circuitry such as multiplexers that can be selectively configured to route different adjustable power supply voltages to different circuit blocks on the integrated circuits. The circuit blocks may contain memory elements that are powered by the power supply voltages and that provide corresponding static output control signals at magnitudes that are determined by the power supply voltages. The control signals from the memory elements may be applied to the gates of transistors in the circuit blocks. Logic on an integrated circuit may be powered at a given power supply voltage level. The memory elements may provide their output signals at overdrive voltage levels that are elevated with respect to the given power supply voltage level. Memory elements associated with circuit blocks that contain critical paths can be overdriven at voltages that are larger than memory elements associated with circuit blocks that contain noncritical paths.Type: GrantFiled: June 4, 2009Date of Patent: December 6, 2011Assignee: Altera CorporationInventors: Irfan Rahim, Andy L. Lee
-
Patent number: 8067961Abstract: In a level conversion circuit, two P channel MOS transistors form a current mirror circuit. When an input signal rises from the “L” level to the “H” level, an N channel MOS transistor connected to a drain of one P channel MOS transistor is brought out of conduction to prevent a leak current from flowing through two P channel MOS transistors, which decreases a power consumption. In addition, when the input signal rises from the “L” level to the “H” level, a P channel MOS transistor connected to a drain of the other P channel MOS transistor is brought into conduction to fix a potential of a node of the drain of the other P channel MOS transistor to the “H” level, which prevents the potential of the node from becoming unstable.Type: GrantFiled: December 9, 2009Date of Patent: November 29, 2011Assignee: Renesas Electronics CorporationInventor: Teruaki Kanzaki
-
Patent number: 8067970Abstract: Various types of memory circuits are described. A memory circuit may include a state-storage feedback loop coupled to a clock input and to a data input. The data input is introduced into the feedback loop at multiple points, and propagated in parallel from those points to other points in the feedback loop.Type: GrantFiled: March 31, 2006Date of Patent: November 29, 2011Inventor: Robert P. Masleid
-
Patent number: 8063664Abstract: An integrated circuit includes multiple power domains. Supply current switch circuits (SCSCs) are distributed across each power domain. When a signal is present on a control node within a SCSC, the SCSC couples a local supply bus of the power domain to a global supply bus. An enable signal path extends through the SCSCs so that an enable signal can be propagated down a chain of SCSCs from control node to control node, thereby turning the SCSCs on one by one. When the domain is to be powered up, a control circuit asserts an enable signal that propagates down a first chain of SCSCs. After a programmable amount of time, the control circuit asserts a second enable signal that propagates down a second chain. By spreading the turning on of SCSCs over time, large currents that would otherwise be associated with coupling the local and global buses together are avoided.Type: GrantFiled: December 18, 2009Date of Patent: November 22, 2011Assignee: QUALCOMM IncorporatedInventors: Lew G Chua-Eoan, Matthew L Severson, Sorin A Dobre, Tsvetomir P Petrov, Rajat Goel
-
Patent number: 8058896Abstract: A programming interface device for a programmable logic circuit comprises a series of parallel logic block chains each having first and second connection means, the first and second connection means being disposed at opposite ends of each chain. The programming interface device comprises first and second interfacing means for interfacing with the first and second connection means of each logic block chain, respectively and at least one programming circuit, each programming circuit arranged to configure a plurality of serially connected logic blocks. Finally, the programming interface comprises programmable connection means for connecting the connection means of each logic block chain to either the connection means of another logic block chain or directly to one of the at least one programming circuits, such that the parallel logic block chains can be configured in parallel, series or in any combination thereof.Type: GrantFiled: October 8, 2009Date of Patent: November 15, 2011Assignee: Panasonic CorporationInventors: Simon Deeley, Anthony Stansfield
-
Patent number: 8049533Abstract: A receiver and a method for dynamically adjusting sensitivity of the receiver are provided. The receiver includes a detection unit and a receiving unit. The detection unit detects an input signal group, and outputs a detection result. The receiving unit receives the input signal group according to a sensitivity. Wherein, the receiving unit dynamically adjusts the sensitivity used for receiving the input signal group according to the detection result of the detection unit.Type: GrantFiled: April 13, 2010Date of Patent: November 1, 2011Assignee: Himax Technologies LimitedInventor: Shih-Chun Lin
-
Patent number: 8050651Abstract: The detector is reduced in DC power consumption when an input signal is at a low amplitude level. The detector includes first and second input terminals, first and second transistors, and a load element. The first and second input terminals are supplied with complementary input signals reverse to each other in phase. The first input terminal is connected to the first input electrode of the first transistor and the second input electrode of the second transistor. The second input terminal is connected to the second input electrode of the first transistor and the first input electrode of the second transistor. The load element is connected between output electrodes of the transistors and an operating voltage point. A detection voltage resulting from full-wave rectification arises from a circuit node. In the condition where a signal input to the input terminals is at a low amplitude level, the transistors are both in OFF state. Thus, DC power consumption is reduced.Type: GrantFiled: February 4, 2009Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventors: Sumi Kawabata, Norihisa Yamamoto
-
Patent number: 8044596Abstract: Electron-emissive drive units of electron-emissive elements capable of being arranged with a smaller pitch. FET and emitter array units exist in matrix element areas partitioned by a control wiring and data wiring. An exemplary unit is composed of four emitter arrays. The control wiring and data wiring are driven by first and second drive circuits, respectively. Corresponding arrays between units are connected by selection wiring and driven by a third drive circuit. The third drive circuit drives each unit of data wiring every time the drive circuit sequentially drives the four units of control wiring, and the emitter array drive circuit drives each emitter array selection wiring every time the drive circuit sequentially drives the three units of data wiring. Electrons can be emitted in units of arrays smaller than the unit.Type: GrantFiled: October 15, 2008Date of Patent: October 25, 2011Assignees: Futaba Corporation, NHK Science & Technical Research LaboratoriesInventors: Masateru Taniguchi, Takahiro Niiyama, Shigeo Itoh, Kazuhito Nakamura, Kenta Miya, Masakazu Namba, Yuki Honda, Toshihisa Watabe, Norifumi Egami
-
Patent number: 8030968Abstract: According to various embodiments, a differential transmitter includes a driver and a predriver. In various embodiments, the predriver may include pull-up transistors and pull-down transistors configured in various ways to produce a staged output signal during a pull-up transition, wherein the higher bits of the input signal are switched slower in comparison with the lower bits of the input signal, while at the same time maintaining the simultaneous pull-down transition among all the bits. In various embodiments, the staged output of a predriver may further be dynamically disabled during a deemphasis exit transition. Other embodiments may be described and claimed.Type: GrantFiled: April 7, 2010Date of Patent: October 4, 2011Assignee: Intel CorporationInventors: Eugene Avner, Ofer Ginzberg, Ziv Shmuely
-
Patent number: 8022730Abstract: A driving auxiliary circuit receiving an input voltage to control an output voltage of an operational amplifier via a first switch and a second switch is provided. A pull-low circuit turns on the first switch, including a first input terminal coupled to a high voltage source providing a high voltage and a first output terminal for controlling the voltage level of the output voltage. The output voltage is charged to be equal to the input voltage when the input voltage exceeds the output voltage. A pull-high circuit turns on the second switch, including a second input terminal coupled to the high voltage source providing the high voltage and a second output terminal for controlling the voltage level of the output voltage. The output voltage is discharged to be equal to the input voltage when the output voltage exceeds the input voltage.Type: GrantFiled: October 13, 2009Date of Patent: September 20, 2011Assignee: Himax Technologies LimitedInventor: Hung-Yu Huang
-
Patent number: 8024170Abstract: Configuring reconfigurable interconnect resources employing a switch matrix and configuration bit look-up table are disclosed. Reconfigurable interconnect resources include multiplexors to decrease the number of bits needed to load a configuration. Distributed processing resources configure a selected reconfigurable interconnect resource, interconnecting each input of the reconfigurable interconnect resource with a particular output of the reconfigurable interconnect resource using configuration bits scalably extracted from a row of configuration bits of a look-up table. Use of a configuration bit look-up table allows for compression of the bits needed to load the configuration for a reconfigurable interconnect resource.Type: GrantFiled: February 17, 2010Date of Patent: September 20, 2011Assignee: Mentor Graphics CorporationInventors: Xavier Montagne, Florent Bedoiseau
-
Patent number: 8013630Abstract: A pull-up switching device for controlling connection and non-connection of an input terminal IN and a first supply VDD and a pull-down switching device for controlling connection and non-connection of the input terminal IN and a second supply VSS are provided. The pull-up switching device and the pull-down switching device are operated exclusively on and off in time division to hold and output the state of the input terminal during each operating state from the two output terminals.Type: GrantFiled: June 15, 2009Date of Patent: September 6, 2011Assignee: Semiconductor Components Industries, LLCInventor: Hideo Ito
-
Patent number: 7999570Abstract: In one embodiment, an integrated circuit has an L-level permutable switching network (L-PSN) comprising L levels of intermediate conductors and (L+2) levels of conductors for L at least equal to one. An (i?1)-th level of conductors comprising Ii?1 number of conductors selectively couple to the i-th level of conductors comprising Ii number of conductors which comprise of D[i] sets of conductors in the L-PSN, where i is selected from [1:L+1], through ((Ii?1×D[i])+Ii×Q) number of switches where each conductor of the Ii?1 number of conductors selectively couples to at least (D[i]+Q) number of conductors of the Ii number of conductors, at least one conductor from each of the D[i] sets of conductors, for Q at least equal to one and D[i] greater than one. The integrated circuit can be used in various electronic devices.Type: GrantFiled: June 24, 2009Date of Patent: August 16, 2011Assignee: Advantage Logic, Inc.Inventors: Benjamin S. Ting, Peter M. Pani
-
Patent number: 7990180Abstract: A fast dynamic register circuit including first and second precharge circuits, a keeper circuit and an output circuit. The first and second precharge circuits each precharge a corresponding one of a pair of precharge nodes and cooperate to minimize setup and hold times. If an input data node is low when the clock goes high, the first precharge node remains high causing the second precharge node to be discharged. Otherwise if the input node is high, the first precharge node is discharged and the second remains charged. Once either precharge node is discharged, the output state of the register remains fixed until the next rising clock edge independent of changes of the input data node. The fast dynamic register may be implemented with multiple inputs to perform common logic operations, such as OR, NOR, AND and NAND logic operations.Type: GrantFiled: September 9, 2009Date of Patent: August 2, 2011Assignee: VIA Technologies, Inc.Inventors: James R. Lundberg, Imran Qureshi
-
Patent number: 7990783Abstract: Circuits, methods, and apparatus that isolate an input register from spurious transitions on a DQS signal. One example receives an enable signal from a core. A logic circuit, which may be referred to as a one-half period circuit, shortens enable pulses at their front end by one-half a period. The shortened enable signal is passed to a storage element such as a register. Active pulses of the shortened enable signal clear the register, which provides a control signal closing a switch, such as an AND gate. The switch passes the DQS signal to the input register when closed and isolates the input register from the DQS signal when open. The shortened enable signal prevents the switch from opening early and passing spurious transitions on the DQS signal, for example during back-to-back non-consecutive read cycles.Type: GrantFiled: January 11, 2011Date of Patent: August 2, 2011Assignee: Altera CorporationInventors: Philip Clarke, Andrew Bellis, Yan Chong, Joseph Huang, Michael H. M. Chu
-
Patent number: 7982505Abstract: Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.Type: GrantFiled: December 12, 2007Date of Patent: July 19, 2011Assignee: NEC CorporationInventor: Koichi Takeda
-
Patent number: 7977887Abstract: An LED drive apparatus includes a microprocessor having a configurable input/output port, a FET current control transistor, and a diagnostic interface circuit. The diagnostic interface circuit includes a transistor having an input coupled to a junction between the FET and the LED, and an output coupled to an input of the FET. The microprocessor input/output port is coupled to the input of the FET for turning the LED ON and OFF and performing fault protection and diagnostics. At each desired transition of the LED, the microprocessor configures its input/output port as an output and momentarily sets the output state to achieve the desired transition, then re-configures the input/output port to determine the conduction state of the diagnostic interface circuit transistor, and determines an output fault status of the drive apparatus based on the determined conduction state.Type: GrantFiled: September 9, 2008Date of Patent: July 12, 2011Assignee: Delphi Technologies, Inc.Inventor: Balakrishnan Nair Vijayakumaran Nair
-
Patent number: 7973491Abstract: A multi-lamp backlight apparatus is disclosed. The multi-lamp backlight apparatus includes 2N lamps, N balancing transformers, and a high-voltage power source. N is a positive integer and k is an integer index ranging from 1 to N. The kth balancing transformer among the N balancing transformers includes a first primary winding, a second primary winding, and a secondary winding. The first primary winding connects in series with the (2k?1)th lamp of the 2N lamps. The second primary winding connects in series with the first primary winding and the (2k)th lamp. The secondary winding corresponds to the first primary winding and the second primary winding. The high-voltage power source is connected between the first primary windings and the second primary windings.Type: GrantFiled: November 3, 2008Date of Patent: July 5, 2011Assignee: Darfon Electronics Corp.Inventors: Ming-Feng Liu, Chao-Jung Lin
-
Patent number: 7956688Abstract: Embodiments of the invention include a common mode cancellation circuit and method for correcting signal skew in a differential circuit. According to one embodiment, an op amp circuit is used to correct the mismatch between transmission line lengths in the differential circuit. The CMCC can be embodied as an ASIC and added on to an existing differential signaling systems to correct and compensate for board wiring skew or other causes of phase misalignment. The result is restoration of the cross-over intersection of the plus and minus signals of the differential pair closer to the common voltage level point, as if the signals had been in phase.Type: GrantFiled: October 7, 2009Date of Patent: June 7, 2011Assignee: International Business Machines CorporationInventors: Rubina F. Ahmed, Bradley D. Herrman, Pravin Patel, Peter R. Seidel