Patents Examined by Michael J. Tokar
-
Patent number: 5969543Abstract: An input interface circuit for a logic device having a configuration of pull-up and pull-down devices for defining the logic level based on an undriven input signal where the pull-up and pull-down devices are independently and separately programmable to follow the input signal (e.g., a keeper circuit), or follow the inverse of the input signal, or programmed permanently on, or programmed permanently off. The interface circuit can be used to provide a known and programmable output signal for an IC input (or internal line) that does not have a known driving source. By allowing this degree of flexibility, the input interface circuit of the present invention, under programmed control, generates an output signal with positive or negative feedback based on the input signal; or the input interface circuit provides a constant high or constant low signal output, or can oscillate or provide a high impedance response as output.Type: GrantFiled: February 3, 1997Date of Patent: October 19, 1999Assignee: Xilinx, Inc.Inventors: Charles R. Erickson, Peter H. Alfke
-
Patent number: 5966032Abstract: Several low power, low voltage swing, BiCMOS circuits for used in high speed chip-to-chip communications are described. In particular a BiCMOS low voltage swing transceiver comprising a driver and a receiver with low on-chip power consumption is reported. Operating at 3.3.V, the universal transceiver can drive and receive low voltage swing signals with termination voltages ranging from 5V down to 2V, without using external reference voltages and at frequencies exceeding 1 GHz. On-chip power consumption is much lower than that of known CML/ECL type transceivers having comparable speeds.Type: GrantFiled: September 27, 1996Date of Patent: October 12, 1999Assignee: Northern Telecom LimitedInventors: Muhammad S. Elrabaa, Mohamed I. Elmasry, Duljit S. Malhi
-
Patent number: 5955733Abstract: An imaging support for supporting imaging devices in respective positions to define an imaging surface is arranged to permit the imaging devices to be removably mounted on the support in a non-destructive, removable manner. In one embodiment the removable mounting is achieved by providing a source of reduced air pressure behind the imaging devices on the imaging support to suck the imaging devices onto the imaging support so that the imaging devices are accurately located on the support in a removable, non-destructive manner. The imaging devices are removable without damage to the device to be removed, the surrounding devices or the support. Defective devices can readily and quickly be replaced. Correctly functioning imaging devices can easily be removed and re-used on the same or a different imaging support.Type: GrantFiled: August 12, 1996Date of Patent: September 21, 1999Assignee: Simage OyInventors: Risto O. Orava, Jouni I. Pyyhtia, Tom G. Schulman, Miltiadis E. Sarakinos, Konstantinos E. Spartiotis
-
Patent number: 5955896Abstract: In an input circuit for semiconductor devices, such as an address buffer, an arrangement is provided which obviates the timing margin from capture of an input signal to its latching and outputting, thereby increasing the operation speed of the input circuit. The address buffer includes a differential amplifier Ai which receives an input signal Ai and outputs a pair of differential signals A-come-first-served latch circuit detects, latches and outputs one of the paired differential signals that has changed first. Activation/inactivation of the differential amplifier is done by turning on and off an N-channel MOS transistor through a Set signal. When activated, the differential amplifier generates a potential difference between the paired differential signals and, when inactivated, has its paired differential signals go low.Type: GrantFiled: February 26, 1996Date of Patent: September 21, 1999Assignee: Hitachi, Ltd.Inventors: Masashi Horiguchi, Jun Etoh, Takeshi Sakata, Kan Takeuchi, Katsumi Matsuno, Masakazu Aoki
-
Patent number: 5912465Abstract: According to the present invention, provided is a photoelectric converter wherein mounted on substrate are a photoelectric conversion device array portion, which is so formed as to contact two adjacent sides, and a driving circuit portion, which is formed along the other two adjacent sides and that is connected to the photoelectric conversion device array portion, wherein four of the substrates are bonded together with two each being positioned vertically and horizontally, so that the photoelectric conversion device array portions lie adjacent to each other in a plane, and wherein the number, or the shape in a plane, of the photoelectric converter device arrays mounted on at least one of the four substrates differs from the number, or the shape in a plane, of the photoelectric conversion device arrays mounted on at least one of the other three substrates.Type: GrantFiled: August 30, 1996Date of Patent: June 15, 1999Assignee: Canon Kabushiki KaishaInventors: Isao Kobayashi, Noriyuki Kaifu, Shinichi Takeda, Kazuaki Tashiro, Tadao Endo, Toshio Kameshima
-
Patent number: 5910733Abstract: A method and system for defining, placing and routing kernels for a family of integrated circuits is provided. The integrated circuits are defined using repeatable row and column circuit types. Kernels are defined by the intersections of the row and column circuit types in the array. The kernels are placed and routed automatically for each member of the family of integrated circuit arrays, each member being generally characterized by a different size, i.e., a different number of repeatable row or column circuit types.Type: GrantFiled: November 12, 1997Date of Patent: June 8, 1999Assignee: International Business Machines CorporationInventors: Allan Robert Bertolet, Kim P.N. Clinton, Scott Whitney Gould, Frank Ray Keyser III, Timothy Shawn Reny, Terrance John Zittritsch
-
Patent number: 5905454Abstract: The present invention relates to a digital-to-analog converter providing two complementary output signals varying inversely with respect to each other and by steps according to a digital datum to be converted, including circuitry for offsetting by one step the variation characteristic of one of the output signals.Type: GrantFiled: December 18, 1997Date of Patent: May 18, 1999Assignee: SGS-Thomson Microelectronics S.A.Inventors: Kuno Lenz, Welk Reiner
-
Patent number: 5903165Abstract: A configurable semi-conductor integrated circuit has an area thereof formed with a plurality of logic circuits at discrete sites or cells respectively defining a matrix array of cells. The matrix array of cells is subdivided at least into zones, each having a matrix array of cells, and further includes a porting arrangement for each zone; and a hierarchical routing resource structure including: (i) global connection paths having selectable connections with the porting arrangement of each zone and which extend continuously across more than one zone, (ii) medium connection paths extending from the porting arrangement and selectably connectable with at least some of the cells in a zone, and (iii) local direct connection paths having for each cell a restricted signal translation system between inputs and outputs of the cells and defining first and second sets of logic circuits.Type: GrantFiled: June 2, 1994Date of Patent: May 11, 1999Assignee: Motorola, Inc.Inventors: Gareth James Jones, Gordon Stirling Work
-
Patent number: 5903240Abstract: A surface mounting antenna in which a wider frequency bandwidth can be achieved and a dual-frequency signal can be obtained without hampering the gain and needing to enlarge the configuration of the antenna. Also disclosed is a communication apparatus using this type of antenna. Two radiation electrodes for producing different resonant frequencies and a feeding electrode are formed on the obverse surface of a substrate formed of a dielectric material or a magnetic material. A ground electrode is primarily disposed on the reverse surface of the substrate. The radiation electrodes form open ends and are connected at the other ends to the ground electrode. The open ends of the radiation electrodes and the feeding electrode are electromagnetically coupled to each other through capacitances generated in gaps formed between the feeding electrode and the open ends.Type: GrantFiled: February 11, 1997Date of Patent: May 11, 1999Assignee: Murata Mfg. Co. LtdInventors: Kazunari Kawahata, Kazuhisa Yamaki
-
Patent number: 5903169Abstract: A storage element for a semiconductor device in accordance with preferred embodiments exhibit less noise and consumes less power with faster speed. A first circuit maintains a first storage node at a same signal level of a previous state when an input signal at an input electrode transits from one of (i) first signal level to second signal level and (ii) third signal level to second signal level. The first circuit includes a first plurality of transistors coupled to the input electrode, and a first pair of transistors coupled to said first plurality of transistors and coupled to each other at the first storage node. A second circuit, coupled to said first circuit, changes a condition of said first storage node to one of (i) first signal level when the input signal transits from the second signal level to the first signal level and (ii) third signal level when the input signal transits from the second signal level to the third signal level.Type: GrantFiled: January 3, 1997Date of Patent: May 11, 1999Assignee: LG Semicon Co., Ltd.Inventor: Bai-Sun Kong
-
Patent number: 5900744Abstract: A method and apparatus for providing a high speed tristate buffer. The buffer includes a p-channel pull-up transistor and a transfer gate. The source of the transistor is coupled to a voltage supply. The drain of the transistor is coupled to the buffer output. The gate of the transfer gate is coupled to a first clock source. The input to the transfer gate is a second clock source, and the output of the transfer gate is coupled to the gate of the p-channel transistor.Type: GrantFiled: December 30, 1996Date of Patent: May 4, 1999Assignee: Intel CorporationInventors: Bharat K. Bisen, Sudarshan Kumar
-
Patent number: 5900631Abstract: A semiconductor crystal infrared detecting portion structure is provided in a photoconductive infrared detector and is provided at opposite ends with first and second electrodes so biased that the first and second electrodes have a positive potential and a ground potential respectively. The semiconductor crystal infrared detecting portion structure has an infrared receiving part so that the semiconductor crystal infrared detecting portion structure comprises a first half region defined between the infrared receiving part and the first electrode and a second half region defined between the infrared receiving part and the second electrode. At least the second half region reduces in section area toward the second electrode to increase a resistance of at least the second half region.Type: GrantFiled: March 7, 1997Date of Patent: May 4, 1999Assignee: NEC CorporationInventor: Masahiko Sano
-
Patent number: 5894227Abstract: A level restore circuit used in MOS logic circuit design provides a voltage swing from a valid low to a valid high logic level in response to an input signal ranging from a degraded voltage high signal to a logic low signal. An input stage receives the degraded logic signal and provides separate gate drive signals to an inverter. An inverter in the intermediate stage receives the separate drive signals and provides an inverted signal output at a valid logic level. The intermediate stage also includes a pull-up device to pull up one of the gate nodes of the inverter to a logic high level. An output stage can optionally be coupled to the inverter to isolate it from a load.Type: GrantFiled: March 15, 1996Date of Patent: April 13, 1999Assignee: Translogic Technology, Inc.Inventor: Mark W. Acuff
-
Patent number: 5886542Abstract: A quasi-complementary BICMOS circuit (46) having a clamp circuit that automatically discharges the base-collector of a pull down bipolar transistor (16) when the transistor's (16) collector voltage equalizes its base voltage. The action is immediate and does not depend on the performance of a feedback circuit to provide the timing of the arrival of the clamp signal. The clamp circuit reduces the amount of shallow saturation and quickly discharges shallow saturation after the pull down transition. The degree of shallow saturation is controllable by size selection of the clamp transistor (48). The clamp circuit also discharges the transistor's (16) base voltage to ground potential.Type: GrantFiled: August 18, 1993Date of Patent: March 23, 1999Assignee: Texas Instruments IncorporatedInventor: Michael D. Cooper
-
Patent number: 5880598Abstract: Signal routing resource tiles that can be manipulated as circuit "cells" in that they can be readily characterized and implemented on a programmable logic device, e.g., a field programmable gate array (FPGA). In one embodiment, vertical placement and horizontal placement routing resource tiles are provided. Routing resources tiles may be selectively added in areas of the programmable logic device determined to be prone to high signal congestion, e.g., the central portions of the array, and along the array perimeter. The additional routing resource tiles simplify routing for complex logic functions and increase utilization of configurable logic blocks (CLBs) forming the array. The tiles can be positioned within the array in any position horizontally or vertically within the CLB array. Specifically, placement can be either in the core of the chip or along the periphery with each tile providing programmable connections to the existing routing resources (e.g., input/output ports) within the CLBs.Type: GrantFiled: January 10, 1997Date of Patent: March 9, 1999Assignee: Xilinx, Inc.Inventor: Khue Duong
-
Patent number: 5880609Abstract: A non-blocking multiple-phase clocking system for use with dynamic logic provides clock phases with overlapping evaluation phases to a circuit including a several cascaded dynamic logic gates. The circuit also includes a first flip-flop that is coupled to provide input signal(s) to the first dynamic logic gate of the cascade and a second flip-flop that is coupled to receive output signal(s) from the last dynamic logic gate of the cascade. Through the use of the overlapping evaluation phases and proper assignment of the clock signals to the dynamic logic gates, the output signal(s) generated by the dynamic logic gates receiving a particular clock phase are used as input signals to the dynamic logic gates receiving the next clock phase. Because of the overlapping of the clock phases, no latch is used. The clock phases are assigned to a particular dynamic logic gate so that the this dynamic logic gate enters the evaluation phase before the input signal(s) to the particular dynamic logic gate arrives (i.e.Type: GrantFiled: January 23, 1997Date of Patent: March 9, 1999Assignee: Sun Microsystems, Inc.Inventors: Edgardo F. Klass, David W. Poole, Gary R. Gouldsberry
-
Patent number: 5877634Abstract: A method and apparatus for a circuit physically realizing a CMOS buffer with a controlled slew rate at the output and using no additional standby power to achieve the slew rate control is described. A feedback path from the output is coupled to transistors comprising a differential pair, the transistors are further coupled to a capacitance. The discharge rate of the capacitance and the size choices of the transistors in the circuit are used with the feedback path to control the high-to-low and low-to-high transition rate of the output. The circuit of the invention allows a system designer to construct a buffer for driving a bus with excellent on chip and bus signal noise characteristics using standard digital CMOS technology and having excellent standby and active power characteristics. An open drain buffer and a push-pull buffer are described. An integrated circuit implementing application logic coupled to input/output and output buffers embodying this circuit is disclosed.Type: GrantFiled: April 23, 1993Date of Patent: March 2, 1999Assignee: Texas Instruments IncorporatedInventor: Steven A. Hunley
-
Patent number: 5874834Abstract: A field programmable gate array (FPGA) having a plurality of configurable logic blocks (CLBs). Each of the CLBs includes programmable interconnect resources, a field programmable configurable logic element (CLE) circuit and a corresponding non-field programmable gate array. The programmable interconnect resources are programmed to selectively couple or decouple each CLE circuit from its corresponding non-field programmable gate array. Dedicated interconnect resources enable adjacent non-field programmable gate arrays to be coupled. By coupling adjacent non-field programmable gate arrays, one or more relatively large nonfield programmable gate arrays can be formed. The non-field programmable gate arrays have a greater logic density than the CLE circuits, thereby providing an improved logic density to the CLBs. Moveover, because each CLB includes a non-field programmable gate array, each of the CLE circuits is readily connectable to a non-field programmable gate array.Type: GrantFiled: March 4, 1997Date of Patent: February 23, 1999Assignee: Xilinx, Inc.Inventor: Bernard J. New
-
Patent number: 5874835Abstract: A voltage applying means applies a voltage which determines the logical value of a node to the node, with the signal at the node fixed. Then, an applied voltage removing means removes the voltage applied by the voltage applying means. First and second detecting means detects the logical value of the node before and after the voltage application and removal of the applied voltage. A judging means compares the results of detection of the first and second detecting means to judge whether or not the node is at a high impedance.Type: GrantFiled: September 25, 1996Date of Patent: February 23, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masahiko Ishiwaki, Harufusa Kondoh, Hiromi Notani
-
Patent number: RE36292Abstract: The device comprises a first chain of scanning cells located at the stimulation input of each respective functional block of the integrated circuit and a second chain of scanning cells located at the assessment output of each respective functional block of the integrated circuit. Each cell comprises a master part, a slave part and switching circuit to alternately enable the master and slave parts under the control of respective master clock and slave clock signals coincident with opposite phases of a scanning clock signal having a substantially square wave. With each pair of chains of scanning cells there are associated clock generators to locally obtain the master and slave clocks from the scanning clock.Type: GrantFiled: June 23, 1997Date of Patent: September 7, 1999Assignee: STMicroelectronics, Inc.Inventors: Flavio Scarra, Maurizio Gaibotti