Patents Examined by Michael J. Tokar
-
Patent number: 5872463Abstract: The output signals of the logic regions in a programmable logic integrated circuit device are programmably connectable to output bus conductors. Each such output signal can be applied to any of several of these conductors, and each conductor can receive any of several output signals. Each output bus conductor is connectable to one or more output drivers (e.g., through a programmable connector it shares with another output bus conductor). The output drivers can drive more general interconnection resources of the device. This device architecture increases logic region output signal routing flexibility and/or allows the number of output drivers to be decreased (i.e., by making more efficient use of the output drivers that are provided).Type: GrantFiled: September 23, 1996Date of Patent: February 16, 1999Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5867038Abstract: A ratio-logic system having an input sensing device and a resetable delay device is disclosed. The input sensing device receives an input having a first logic state and a second input having a second logic state. The input sensing device then asynchronously outputs a first state-change signal if the first logic state differs from the logic state of a previous input, and a second state-change signal if the second logic state differs from the first logic state. The resetable delay device receives the first and second state-change signals and asynchronously outputs a power-up signal to a ratio-logic device for a predetermined amount of time after the first state-change signal is received. The resetable delay device then powers-down the ratio-logic device after the predetermined amount of time is over. The predetermined amount of time is reset if the input sensing device receives the second state-change signal before the predetermined amount of time is over.Type: GrantFiled: December 20, 1996Date of Patent: February 2, 1999Assignee: International Business Machines CorporationInventors: Paul David Kartschoke, Norman Jay Rohrer, Timothy Sulzbach
-
Patent number: 5867040Abstract: The semiconductor integrated circuit device of the present invention includes a plurality of integrated circuits. The scheduling circuit selects an arbitrary number of integrated circuit from the plurality of integrated circuits, and connects the selected integrated circuits between the power line and the ground line such that the selected integrated circuits are arranged in series or in series-parallel. The scheduling circuit sets a combination of connection of the selected integrated circuits such that the consumption power of the total of the selected integrated circuits becomes minimum. The voltage control circuit sets a potential of a serial connecting portion of the selected integrated circuits. The data control circuit has an input output circuit for inputting and outputting data between the selected integrated circuits, and the outside, and a level conversion circuit for converting a level of data between certain integrated circuits.Type: GrantFiled: January 29, 1996Date of Patent: February 2, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Tsuneaki Fuse, Yukihito Oowaki
-
Patent number: 5864244Abstract: A first output buffer circuit with independent transparent latch and tristate output capabilities includes input translators that directly drive a pair of main pull-up and pull-down output transistors. The input translators are tristatable in response to latch control signals and latching elements on side branches of the signal paths leading from the translator outputs to the output transistor gates hold the last voltage value on those signal paths at the time the translators are disabled. The main current paths through the output transistors include isolation transistors in series with the output transistors and responsive to feedback control from the buffer output. These feedback paths include logic gates responsive to output enable control signals that can shut off isolation transistors and hence put the buffer output in a high impedance state.Type: GrantFiled: May 9, 1997Date of Patent: January 26, 1999Inventor: Cecil H. Kaplinsky
-
Patent number: 5864243Abstract: A mixed voltage compatible buffer having reduced power consumption is provided. One embodiment of the buffer according to the present invention comprises: a data input configured to receive an output data signal; a data interface configured to couple with a pad interconnect; an output driver coupled with said data interface and being configured to apply the output data signal thereto; and a data controller intermediate said data input and said output driver, said data controller being configured to apply a plurality of control signals of substantially equal voltage to said output driver to control the operation thereof responsive to the output data signal received via said data input. The present invention also provides for a method of transferring data within the buffer.Type: GrantFiled: September 18, 1996Date of Patent: January 26, 1999Assignee: VLSI Technology, Inc.Inventors: Deng-Yuan David Chen, Waseem Ahmad
-
Patent number: 5861851Abstract: A mobile-phone antenna device capable of insertion connecting directly to an external antenna, wherein, on the bottom of the exposed portion of the body of a fixed antenna thre is provided with an enlarged base of suitable size with one side thereof being provided with a socket; the base and the lateral socket are arranged to be higher slightly than the top surface of the mobile-phone, so that the socket can be connected with a corresponding plug on the external antenna. The antenna of the whole mobile-phone thus can be connected with the external antenna directly, this can eliminate inconvenience induced from repeated and optional insertion in and pulling out different antennae.Type: GrantFiled: March 27, 1997Date of Patent: January 19, 1999Assignee: Auden Technology Mfg. Co., Ltd.Inventor: Daniel Chang
-
Patent number: 5859541Abstract: A data processor has at least one output terminal which a user of the data processor can vary the output impedance thereof depending upon the application environment of the data processor. A first output buffer of an output buffer stage has a predetermined output impedance and is coupled between an input of the stage and the output terminal. The first output buffer provides a first output terminal impedance. A second output buffer having a lower output impedance than the first output buffer may be selectively coupled in parallel to the first output buffer to reduce the output impedance of the output terminal. The coupling of the output buffers is controlled by a user of the data processor who provides a control input for selecting one of a plurality of predetermined output terminal impedance values.Type: GrantFiled: September 15, 1993Date of Patent: January 12, 1999Assignee: Motorola, Inc.Inventors: Steven Craig McMahan, Kenneth Charles Scheuer, William Burl Ledbetter, Jr., Michael Gordon Gallup, James George Gay
-
Patent number: 5859544Abstract: A programmable logic device using dynamic programmable elements to store configuration data is refreshed by periodic writing of configuration data from the source memory into the dynamic programmable elements. The invention takes advantage of smaller sized dynamic programmable elements and eliminates the need to perform tedious read/sense operation for each refresh cycle.Type: GrantFiled: September 5, 1996Date of Patent: January 12, 1999Assignee: Altera CorporationInventor: Kevin Alan Norman
-
Patent number: 5859542Abstract: A programmable logic device (10) has a number of programmable logic elements (LEs) (12) which are grouped together in a plurality of logic array blocks (LABS) (14). A global interconnect structure (20, 24) is provided for interconnecting a LAB with other LABs. Adjacent or nearby LEs are connectable to one another via cascade connectors (72) between LEs. The cascade is enhanced by providing a selector (90) that allows a cascade line from one LE to selectively be coupled to an input of an adjacent or nearby LE through a cascade logic gate (94).Type: GrantFiled: July 22, 1997Date of Patent: January 12, 1999Assignee: Altera CorporationInventor: Bruce B. Pedersen
-
Patent number: 5854561Abstract: A semiconductor circuit or a MOS-DRAM wherein converting means is provided that converts substrate potential or body bias potential between two values for MOS-FETs in a logic circuit, memory cells, and operating circuit of the MOS-DRAM, thereby raising the threshold voltage of the MOS-FETs when in the standby state and lowering it when in active state. The converting means includes a level shift circuit and a switch circuit. The substrate potential or body bias potential is controlled only of the MOS-FETs which are nonconducting in the standby state; this configuration achieves a reduction in power consumption associated with the potential switching. Furthermore, in a structure where MOS-FETs of the same conductivity type are formed adjacent to each other, MOS-FETs of SOI structure are preferable for better results.Type: GrantFiled: October 24, 1997Date of Patent: December 29, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazutami Arimoto, Masaki Tsukude
-
Patent number: 5854567Abstract: The integrated circuit with a clock system, particularly a CMOS circuit with extensive pipelining, whereby an optimally low overall dissipated power is effected in that a clock driver circuit is provided with a specifically wired driver output stage that generates a clock supply voltage that corresponds to about half the value of a general supply voltage. A great reduction of the dissipated power can be achieved given relative slight sacrifices in the performance capability.Type: GrantFiled: September 24, 1996Date of Patent: December 29, 1998Assignee: Siemens AktiengesellschaftInventors: Stefan Meier, Erik De Man
-
Patent number: 5852367Abstract: A level shifting circuit operating at low power with minimal signal delays. The circuit employs high capacitance diodes to shift signals from a first signal level to a second higher or lower signal level. The capacitance is obtained by either providing a discrete capacitor shunt across the diode or by using diode connected transistors. Diode connected transistors are biased to provide the necessary capacitance. A pair of high capacitance diode level shifters is used as a differential pair level shifter by connecting the reference resistors to a common reference potential.Type: GrantFiled: September 1, 1992Date of Patent: December 22, 1998Assignee: International Business Machines CorporationInventors: David William Boerstler, Edward Baxter Eichelberger, Gary Thomas Hendrickson, Charles Barry Winn
-
Patent number: 5852365Abstract: A variable logic circuit comprises a memory cell, a transistor which turns on or off depending on data stored in the memory cell, a transistor which is connected in series to the above-mentioned transistor and is turned on or off by an input signal, a transistor which produces a voltage depending on the conduction states of the above-mentioned transistors, and transfer means which conducts or does not conduct the produced voltage to the output terminal depending on a select signal.Type: GrantFiled: September 13, 1996Date of Patent: December 22, 1998Assignee: Hitachi, Ltd.Inventors: Nobuo Tamba, Mitsugu Kusunoki, Takeshi Miyazaki, Akira Masaki, Akira Yamagiwa
-
Patent number: 5850154Abstract: A data transmission method exchanges data between at least first and second electronic devices which are coupled via a plurality of bus lines, where each of the bus lines is terminated via a terminating resistor having one end coupled to a bus line and another end applied with a terminating voltage. The data transmission method includes the steps of (a) setting a high logic level of data to a voltage higher than the terminating voltage and setting a low logic level of the data to a voltage lower than the terminating voltage, and (b) continuously outputting the data from the first electronic device to at least one bus line at a timing determined by a first clock signal by alternately repeating a state where the data is output to the one bus line and a state where an impedance between the first electronic device and the one bus line is set to a high impedance.Type: GrantFiled: September 10, 1996Date of Patent: December 15, 1998Assignee: Fujitsu LimitedInventor: Tsuyoshi Higuchi
-
Patent number: 5850155Abstract: A single chip IC includes a bipolar logic, a complementary metal-oxide semiconductor (CMOS) logic, and a level translator which interfaces the bipolar logic with the CMOS logic. The single chip IC comprises a MOS transistor logic, provided in the bipolar logic, for receiving a control signal which controls an operation of the bipolar logic. The control signal issues from the CMOS logic and bypasses the level translator and is applied to the MOS transistor logic.Type: GrantFiled: December 2, 1996Date of Patent: December 15, 1998Assignee: NEC CorporationInventor: Koji Matsumoto
-
Patent number: 5847581Abstract: A receiver circuit is provided. The receiver circuit includes a differential stage that has a first input that receives a first signal, a second input that receives a reference signal and an output. The receiver circuit further includes first and second switch devices that receive the first signal and in response to this signal, couple the differential stage to a first and a second, respectively, voltages when the first signal is within a first voltage range. The receiver circuit also includes a keeper circuit that has an input that receives the first signal and an output coupled to the output of the differential stage. The keeper circuit clamps the output to a third voltage when the first signal is within a second voltage range. The keeper circuit also clamps the output to a fourth voltage when the first signal is within a third voltage range.Type: GrantFiled: December 31, 1996Date of Patent: December 8, 1998Assignee: Intel CorporationInventor: Michael J. Allen
-
Patent number: 5847394Abstract: A method and apparatus for imaging objects based upon the polarization or depolarization of light. According to one embodiment, there is provided a method for imaging the surface of a turbid medium, the method comprising the steps of: (a) illuminating the surface of the turbid medium with light, whereby light is backscattered from the illuminated surface of the turbid medium; (b) detecting a pair of complementary polarization components of the backscattered light; and (c) forming an image of the illuminated surface using the pair of complementary polarization components. Preferably, the illuminating light is polarized (e.g., linearly polarized, circularly polarized, elliptically polarized).Type: GrantFiled: August 28, 1996Date of Patent: December 8, 1998Assignee: Research Foundation of City College of New YorkInventors: Robert R. Alfano, Stavros G. Demos
-
Patent number: 5847576Abstract: A logic gate arrangement having a master gate or section for controlling the logic threshold voltage of slave gates responsive to the master. Both the master and slave gates have two opposite conductivity type transistors disposed in combination with a logic function circuit. The transistors have a common gate connection to a control input. Varying the voltage on the control input varies the logic threshold voltage of the gate. The logic function in the master gate is typically an inverter, with input and output connected together and driving the control inputs of the slave gates. The logic function of the slave gates may be a variety of different logic functions. The logic threshold voltage of the slave gates is substantially the same as a voltage applied to the control input of the master gate.Type: GrantFiled: November 7, 1996Date of Patent: December 8, 1998Assignee: Lucent Technologies Inc.Inventors: Angelo Rocco Mastrocola, Scott Wayne McLellan
-
Patent number: 5844424Abstract: A programmable bidirectional interconnect circuit selectively provides either a buffered connection, a non-buffered connection, or a disconnection (tristate mode). The circuit includes six transistors coupled to a buffer and two signal lines.Type: GrantFiled: February 28, 1997Date of Patent: December 1, 1998Assignee: Xilinx, Inc.Inventors: Sridhar Krishnamurthy, Shekhar Bapat
-
Patent number: 5841298Abstract: A pipeline-able asynchronous logic circuit is provided that implements a subfunction of a logic function that is distributed into multiple sequential subfunctions. Each subsequent subfunction is applied to a result of an immediately preceding subfunction of the sequence. The asynchronous logic circuit has an output node and a differential logic circuit connected to the output node via a first path. The differential logic circuit applies a particular subfunction to an inputted signal to produce a result signal. The asynchronous logic circuit also has a sense amplifier that is connected to the output node via a second path which is distinct from the first path. The sense amplifier, in response to being enabled, amplifies the result signal produced by the differential logic circuit. The sense amplifier outputs the amplified result signal onto the output node.Type: GrantFiled: April 25, 1996Date of Patent: November 24, 1998Assignee: Industrial Technology Research InstituteInventor: Hong-Yi Huang