Patents Examined by Mohammad T. Karimy
-
Patent number: 8203194Abstract: Disclosed are an image sensor and a method of manufacturing the same. A metal wiring consisting of a lower metal wiring, an upper metal wiring, and a plug connecting the lower and upper metal wirings, in which the lower and upper metal wiring are made of a transparent conductive film pattern, is formed on a substrate with devices formed thereon, the devices including a photodiode and gate electrodes. Then, a passivation film, a color filter, and a microlens are sequentially formed on the metal wiring. All or a portion of the metal wiring is formed in a transparent conductive film pattern. As such, the metal wiring is formed on the photodiode.Type: GrantFiled: February 4, 2005Date of Patent: June 19, 2012Assignee: Intellectual Ventures II LLCInventor: Hee Jeen Kim
-
Patent number: 8193568Abstract: Some embodiments include memory cells that contain a dynamic random access memory (DRAM) element and a nonvolatile memory (NVM) element. The DRAM element contains two types of DRAM nanoparticles that differ in work function. The NVM contains two types of NVM nanoparticles that differ in trapping depth. The NVM nanoparticles may be in vertically displaced charge-trapping planes. The memory cell contains a tunnel dielectric, and one of the charge-trapping planes of the NVM may be further from the tunnel dielectric than the other. The NVM charge-trapping plane that is further from the tunnel dielectric may contain larger NVM nanoparticles than the other NVM charge-trapping plane. The DRAM element may contain a single charge-trapping plane that has both types of DRAM nanoparticles therein. The memory cells may be incorporated into electronic systems.Type: GrantFiled: June 14, 2010Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 8183122Abstract: Exact alignment of a recrystallized region, which is to be formed in an amorphous or polycrystalline film, is facilitated. An alignment mark is formed, which is usable in a step of forming an electronic device, such as a thin-film transistor, in the recrystallized region. In addition, in a step of obtaining a large-grain-sized crystal-phase semiconductor from a semiconductor film, a mark structure that is usable as an alignment mark in a subsequent step is formed on the semiconductor film in the same exposure step. Thus, the invention includes a light intensity modulation structure that modulates light and forms a light intensity distribution for crystallization, and a mark forming structure that modulates light and forms a light intensity distribution including a pattern with a predetermined shape, and also forms a mark indicative of a predetermined position on a crystallized region.Type: GrantFiled: July 16, 2010Date of Patent: May 22, 2012Assignee: Sharp Kabushiki KaishaInventors: Hiroyuki Ogawa, Noritaka Akita, Yukio Taniguchi, Masato Hiramatsu, Masayuki Jyumonji, Masakiyo Matsumura
-
Patent number: 8178437Abstract: A semiconductor diffusion barrier layer and its method of manufacture is described. The barrier layer includes of at least one layer of TaN, TiN, WN, TbN, VN, ZrN, CrN, WC, WN, WCN, NbN, AlN, and combinations thereof. The barrier layer may further include a metal rich surface. Embodiments preferably include a glue layer about 10 to 500 Angstroms thick, the glue layer consisting of Ru, Ta, Ti, W, Co, Ni, Al, Nb, AlCu, and a metal-rich nitride, and combinations thereof. The ratio of the glue layer thickness to the barrier layer thickness is preferably about 1 to 50. Other alternative preferred embodiments further include a conductor annealing step. The various layers may be deposited using PVD, CVD, PECVD, PEALD and/or ALD methods including nitridation and silicidation methods.Type: GrantFiled: July 29, 2008Date of Patent: May 15, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Liang Chang, Ching-Hua Hsieh, Shau-Lin Shue
-
Patent number: 8174014Abstract: An apparatus and associated method are provided. A first silicon layer having at least one of an associated passivation layer and barrier is included. Also included is a composite anti-reflection layer including a stack of layers each with a different thickness and refractive index. Such composite anti-reflection layer is disposed adjacent to the first silicon layer.Type: GrantFiled: December 7, 2009Date of Patent: May 8, 2012Assignee: California Institute of TechnologyInventor: Bedabrata Pain
-
Patent number: 8168490Abstract: A voltage converter includes an output circuit having a high-side device and a low-side device which can be formed on a single die (a “PowerDie”). The high-side device can include a lateral diffused metal oxide semiconductor (LDMOS) while the low-side device can include a planar vertical diffused metal oxide semiconductor (VDMOS). The voltage converter can further include a controller circuit on a different die which can be electrically coupled to, and co-packaged with, the power die.Type: GrantFiled: May 21, 2009Date of Patent: May 1, 2012Assignee: Intersil Americas, Inc.Inventor: Francois Hebert
-
Patent number: 8160274Abstract: The present invention provides for methods and systems for digitally processing an audio signal. Specifically, the present invention provides for a headliner speaker system that is configured to digitally process an audio signal in a manner such that studio-quality sound that can be reproduced.Type: GrantFiled: November 29, 2007Date of Patent: April 17, 2012Assignee: Bongiovi Acoustics LLC.Inventor: Anthony Bongiovi
-
Patent number: 8159042Abstract: An anti-fuse structure that included a buried electrically conductive, e.g., metallic layer as an anti-fuse material as well as a method of forming such an anti-fuse structure are provided. According to the present invention, the inventive anti-fuse structure comprises regions of leaky dielectric between interconnects. The resistance between these original interconnects starts decreasing when two adjacent interconnects are biased and causes a time-dependent dielectric breakdown, TDDB, phenomenon to occur. Decreasing of the resistance between adjacent interconnects can also be expedited via increasing the local temperature.Type: GrantFiled: June 23, 2008Date of Patent: April 17, 2012Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Lawrence A. Clevenger, Timothy J. Dalton, Nicholas C. Fuller, Louis C. Hsu
-
Patent number: 8154131Abstract: A semiconductor chip, having IC pads, the semiconductor chip having a device, electrically connected to at least one electrical contact through the IC pad, the electrical contact having a height and a cross sectional profile, through the height, configured to facilitate penetration of at least a portion of the electrical contact into a malleable contact on a second semiconductor chip.Type: GrantFiled: January 10, 2006Date of Patent: April 10, 2012Assignee: Cufer Asset Ltd. L.L.C.Inventors: John Trezza, John Callahan, Gregory Dudoff
-
Patent number: 8143709Abstract: A semiconductor package having a solder ball having a double connection structure which reduces a total height of a package on package (POP). The semiconductor package includes a first semiconductor package in which a semiconductor device is mounted on a lower surface of a first substrate, and a through hole is formed in a solder ball pad region of the first substrate, a second semiconductor package in which a semiconductor device is mounted on an upper surface of a second substrate, and a solder ball pad of the second substrate is formed to correspond to the through hole of the first substrate and is mounted on the first substrate, and a common solder ball that is disposed below the first substrate and is connected to the solder ball pad of the second substrate through the through hole.Type: GrantFiled: May 29, 2009Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., LtdInventor: Hye-Jin Kim
-
Patent number: 8143089Abstract: A method is described for self-aligning a bottom electrode in a phase change random access memory PCRAM device where a top electrode serves as a mask for self-aligning etching of the bottom electrode. The bottom electrode has a top surface that is planarized by chemical mechanical polishing. The top electrode also has a top surface that is planarized by chemical mechanical polishing. A bottom electrode layer like TiN is formed over a substrate and prior to the formation of a via during subsequent process steps. A first dielectric layer is formed over the bottom electrode layer, and a second dielectric layer is formed over the first dielectric layer. A via is formed at a selected section that extends through the first and second dielectric layers.Type: GrantFiled: October 7, 2010Date of Patent: March 27, 2012Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8139790Abstract: The invention provides an integrated circuit. The integrated circuit receives a first signal from a microphone via a first node. In one embodiment, the integrated circuit comprises a biasing circuit and a buffering circuit. The biasing circuit is coupled between the first node and a second node, drives the microphone with a first voltage source, and filters the first signal to generate a second signal at the second node. In one embodiment, the biasing circuit comprises a first resistor, a first capacitor, and a load element. The first resistor is coupled between the first voltage source and the first node. The first capacitor is coupled between the first node and the second node. The load element is coupled between the second node and a second voltage source. The buffering circuit is coupled between the second node and a third node and buffers the second signal to generate a third signal at the third node.Type: GrantFiled: May 15, 2008Date of Patent: March 20, 2012Assignee: Fortemedia, Inc.Inventor: Li-Te Wu
-
Patent number: 8138044Abstract: A semiconductor flash memory includes a tunnel oxide film formed over a semiconductor substrate, a first spacer composed of polysilicon formed over the semiconductor substrate including the tunnel oxide film, a second spacer composed of an insulating material formed at sidewalls of the first spacer, a dielectric film formed at the uppermost surface of the first spacer and the second spacer, a control gate formed at the uppermost surface of the dielectric film, and a third spacer composed of an insulating material formed at and contacting sidewalls of the second spacer, the dielectric film and the control gate. A first source/drain region formed may be formed in the semiconductor substrate and self-aligned with the first spacer and a second source/drain region may be formed in the semiconductor substrate and self-aligned with the second spacer.Type: GrantFiled: December 27, 2009Date of Patent: March 20, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Hyun-Tae Kim
-
Patent number: 8120043Abstract: The disclosed subject matter is directed to a reliable surface mount device using a ceramic package, and includes LED devices that are simply composed and incorporate the use of the surface mount device. The surface mount device can include a ceramic package, a semiconductor optical chip mounted in the package, two soldering pads electrically connected to the chip electrodes and at least one dummy soldering pad located on either side of the soldering pads. Thermal fatigue located at or in the soldering connections connecting the chip electrodes to a mounting board can be reduced because the distance between the soldering pads can be reduced. The dummy soldering pad that is electrically insulated can allow the device to maintain a desirable location with poise during the reflow soldering process that occurs during manufacture, and can also reduce shear stress present at the soldering connections.Type: GrantFiled: June 29, 2009Date of Patent: February 21, 2012Assignee: Stanley Electric Co., Ltd.Inventor: Kaori Namioka
-
Patent number: 8110410Abstract: A field effect transistor device includes: a reservoir bifurcated by a membrane of three layers: two electrically insulating layers; and an electrically conductive gate between the two insulating layers. The gate has a surface charge polarity different from at least one of the insulating layers. A nanochannel runs through the membrane, connecting both parts of the reservoir. The device further includes: an ionic solution filling the reservoir and the nanochannel; a drain electrode; a source electrode; and voltages applied to the electrodes (a voltage between the source and drain electrodes and a voltage on the gate) for turning on an ionic current through the ionic channel wherein the voltage on the gate gates the transportation of ions through the ionic channel.Type: GrantFiled: June 29, 2009Date of Patent: February 7, 2012Assignee: International Business Machines CorporationInventors: Hongbo Peng, Stanislav Polonsky, Stephen M. Rossnagel, Gustavo Alejandro Stolovitzky
-
Patent number: 8110459Abstract: A semiconductor device is provided that includes a semiconductor substrate, an n-channel MOSFET formed on the substrate and a p-channel MOSFET formed on the substrate. A first layer is formed to cover the n-channel MOSFET, wherein the first layer has a first flexure-induced stress. A second layer is formed to cover the p-channel MOSFET, wherein the second layer has a second flexure-induced stress.Type: GrantFiled: April 27, 2010Date of Patent: February 7, 2012Assignees: Sony Corporation, Sony Electronics Inc.Inventor: Koichi Matsumoto
-
Patent number: 8102003Abstract: A resistance memory element which memorizes a high resistance state and a low resistance state and is switched between the high resistance state and the low resistance state by an application of a voltage includes a first electrode layer of titanium nitride film, a resistance memory layer formed on the first electrode layer and formed of titanium oxide having a crystal structure of rutile phase, and a second electrode layer formed on the resistance memory layer.Type: GrantFiled: May 28, 2009Date of Patent: January 24, 2012Assignee: Fujitsu LimitedInventors: Chikako Yoshida, Hideyuki Noshiro, Takashi Iiduka
-
Patent number: 8101453Abstract: An image sensor of a semiconductor and a method for fabricating the same includes a photodiode; an interlayer dielectric layer formed over the photodiode; a wave guide including an ion implantation layer formed in the interlayer dielectric; a color filter formed over the interlayer dielectric layer; and a micro lens formed over the color filter.Type: GrantFiled: June 29, 2009Date of Patent: January 24, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Jin-Ho Park
-
Patent number: 8090121Abstract: An audio adapter includes a first audio interface, a second audio interface, and two second amplifiers. The power pin of the second audio interface is connected to the non-inverting terminals of the two amplifiers. The left and right ear audio pins of the second audio interface are respectively connected to the inverting terminals of the first and the second amplifiers via two current-limiting resistors respectively. Two variable resistors are respectively connected between the inverting terminal and the output terminal of the two amplifiers. The output terminals of the two amplifiers are respectively connected to the left and right ear audio interface of the first audio interface and respectively connected to the ground pin of the first audio interface via two voltage-limiting resistors respectively.Type: GrantFiled: December 11, 2007Date of Patent: January 3, 2012Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Chang-Chun Liu, Xiao-Lin Gan, Yu-Kuang Ho
-
Patent number: 8084793Abstract: An undoped AlGaN layer 13 is formed on a buffer layer composed of a GaN series material formed on a semiconductor substrate, a drain electrode 15 and a source electrode 16 forming ohmic junction with the undoped AlGaN layer 13 are formed separately from each other on the undoped AlGaN layer 13. A gate electrode 17 composed of metal Ni and Au laminated in this order is formed between the drain electrodes 15 and the source electrode 16 on the undoped AlGaN layer 13. The end portion 17-2 of the gate electrode 17 is formed on the underlying metal 18 formed by a metal containing Ti via an insulating film 14 on a GaN buffer layer 12 surrounding the undoped AlGaN layer 13.Type: GrantFiled: February 11, 2009Date of Patent: December 27, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hisao Kawasaki