Patents Examined by Mohammad T. Karimy
-
Patent number: 8034668Abstract: A semiconductor device includes a semiconductor substrate including a first region having a cell region and a second region having a peripheral circuit region, first transistors on the semiconductor substrate, a first protective layer covering the first transistors, a first insulation layer on the first protective layer, a semiconductor pattern on the first insulation layer in the first region, second transistors on the semiconductor pattern, a second protective layer covering the second transistors, the second protective layer having a thickness greater than that of the first protective layer, and a second insulation layer on the second protective layer and the first insulation layer of the second region.Type: GrantFiled: October 8, 2009Date of Patent: October 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Chul Jang, Won-Seok Cho, Jae-Hoon Jang, Soon-Moon Jung, Yang-Soo Son, Min-Sung Song
-
Patent number: 8022496Abstract: A structure comprises a single wafer with a first subcollector formed in a first region having a first thickness and a second subcollector formed in a second region having a second thickness, different from the first thickness. A method is also contemplated which includes providing a substrate including a first layer and forming a first doped region in the first layer. The method further includes forming a second layer on the first layer and forming a second doped region in the second layer. The second doped region is formed at a different depth than the first doped region. The method also includes forming a first reachthrough in the first layer and forming a second reachthrough in second layer to link the first reachthrough to the surface.Type: GrantFiled: October 17, 2007Date of Patent: September 20, 2011Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Alvin J. Joseph, Seong-dong Kim, Louis D. Lanzerotti, Xuefeng Liu, Robert M. Rassel
-
Patent number: 8017989Abstract: A nonvolatile semiconductor memory device including a semiconductor substrate having a semiconductor layer and an insulating material provided on a surface thereof, a surface of the insulating material is covered with the semiconductor layer, and a plurality of memory cells provided on the semiconductor layer, the memory cells includes a first dielectric film provided by covering the surface of the semiconductor layer, a plurality of charge storage layers provided above the insulating material and on the first dielectric film, a plurality of second dielectric films provided on the each charge storage layer, a plurality of conductive layers provided on the each second dielectric film, and an impurity diffusion layer formed partially or overall at least above the insulating material and inside the semiconductor layer and at least a portion of a bottom end thereof being provided by an upper surface of the insulating material.Type: GrantFiled: March 17, 2010Date of Patent: September 13, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Ichiro Mizushima, Takashi Nakao, Akihito Yamamoto, Takashi Suzuki, Masahiro Kiyotoshi
-
Patent number: 8012803Abstract: Prepackaged chips, such a memory chips, are vertically stacked and bonded together with their terminals aligned. The exterior lead frames are removed including that portion which extends into the packaging. The bonding wires are now exposed on the collective lateral surface of the stack. In those areas where no bonding wire was connected to the lead frame, a bare insulative surface is left. A contact layer is disposed on top of the stack and vertical metalizations defined on the stack to connect the ends of the wires to the contact layer and hence to contact pads on the top surface of the contact layer. The vertical metalizations are arranged and configured to connect all commonly shared terminals of the chips, while the control and data input/output signals of each chip are separately connected to metalizations, which are disposed in part on the bare insulative surface.Type: GrantFiled: September 27, 2010Date of Patent: September 6, 2011Assignee: Aprolase Development Co., LLCInventors: Keith Gann, Douglas M. Albert
-
Patent number: 8008754Abstract: A semiconductor package includes an electromagnetic shielding member for shielding electromagnetic waves. An antenna is disposed on an upper face of the electromagnetic shielding member and includes an antenna part with a plurality of conductive particles electrically connected with each other and an insulation part disposed on the upper face of the electromagnetic shielding member and insulating the antenna part. Ball lands are disposed on the electromagnetic shielding member and are electrically connected with the antenna part. A Radio Frequency Identification (RFID) chip is electrically connected to the ball lands.Type: GrantFiled: June 30, 2009Date of Patent: August 30, 2011Assignee: Hynix Semiconductor Inc.Inventor: Tae Min Kang
-
Patent number: 8004050Abstract: A semiconductor device is disclosed, which comprises a gate electrode having a laminated structure of a polycrystalline silicon film or a polycrystalline germanium film containing arsenic and a first nickel silicide layer formed in sequence on an element forming region of a semiconductor substrate through a gate insulating film, a sidewall insulating film formed on a side surface of the gate electrode, source/drain layers containing arsenic formed in the element forming region at both side portions of the gate electrode, and second nickel silicide layers formed on the source/drain layers, wherein a peak concentration of arsenic contained in the gate electrode is at least 1/10 of a peak concentration of arsenic contained in the source/drain layers.Type: GrantFiled: April 20, 2010Date of Patent: August 23, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Akira Hokazono
-
Patent number: 7999269Abstract: A light emitting apparatus includes a light emitting element formed on a surface of a substrate and a light receiving element formed on an area other than an area overlapping the light emitting element on the surface of the substrate, the light receiving element detecting light emitted from the light emitting element.Type: GrantFiled: June 1, 2009Date of Patent: August 16, 2011Assignee: Seiko Epson CorporationInventors: Toshiaki Miyao, Hiroaki Jo
-
Patent number: 7993961Abstract: A line layout structure and method in a semiconductor memory device having a hierarchical structure are provided. In a semiconductor memory device having a global word line and a local word line, and a global bit line and a local bit line, and individually disposing all of the global word line, the local word line, the global bit line and the local bit line at conductive layers among at least three layers; at least two of the global word line, the local word line, the global bit line and the local bit line are together disposed in parallel on one conductive layer. Signal lines constituting a semiconductor memory device are disposed in a hierarchical structure, whereby a semiconductor memory device advantageously having high integration, high speed and high performance may be obtained.Type: GrantFiled: July 27, 2009Date of Patent: August 9, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hyung-Rok Oh, Sang-Beom Kang, Du-Eung Kim
-
Patent number: 7985989Abstract: An arrangement of nonvolatile memory devices, having at least one memory device level stacked level by level above a semiconductor substrate, each memory level comprising an oxide layer substantially disposed above a semiconductor substrate, a plurality of word lines substantially disposed above the oxide layer; a plurality of bit lines substantially disposed above the oxide layer; a plurality of via plugs substantially in electrical contact with the word lines and, an anti-fuse dielectric material substantially disposed on side walls beside the bit lines and substantially in contact with the plurality of bit lines side wall anti-fuse dielectrics.Type: GrantFiled: June 1, 2009Date of Patent: July 26, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7977748Abstract: A semiconductor device having a first semiconductor region and second semiconductor region including impurities formed on an insulating layer formed on a semiconductor substrate, an insulator formed between the first semiconductor region and the second semiconductor region, a first impurity diffusion control film formed on the first semiconductor region and a second impurity diffusion control film formed on the second semiconductor region, a channel layer formed on the first impurity diffusion control film and second impurity diffusion film to cross at right angles with a direction where the first semiconductor region and the second semiconductor region are extended, a gate insulating film formed on the channel layer and a gate electrode formed on the gate insulating layer.Type: GrantFiled: August 5, 2010Date of Patent: July 12, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kito, Hideaki Aochi, Ryota Katsumata, Masaru Kidoh
-
Patent number: 7968887Abstract: An active matrix circuit substrate including data lines, select lines, and pixel circuits electrically coupled with a data line and two adjacent select lines. The pixel circuits include a thin film transistor having a gate electrode coupled with one of the two adjacent select lines and a storage capacitor having a second electrode coupled with the other select line adjacent to the select line to which the gate electrode is coupled. The gate electrode of a first pixel circuit and the second electrode of the storage capacitor of the adjacent pixel circuit are the same structure having a line shape.Type: GrantFiled: April 14, 2006Date of Patent: June 28, 2011Assignees: Samsung Mobile Display Co., Ltd., Samsung SDI Germany GmbHInventors: Arthur Mathea, Jorg Fischer
-
Patent number: 7960760Abstract: A semiconductor device includes a fin-fuse and an SOI transistor. The SOI transistor is located on an SOI substrate and has a source region and a drain region. The fin-fuse is connected to one of the source/drain regions and has a fusible link located on the SOI substrate. The fusible link has a homogeneous dopant concentration.Type: GrantFiled: December 28, 2006Date of Patent: June 14, 2011Assignee: Texas Instruments IncorporatedInventor: Andrew Marshall
-
Patent number: 7956428Abstract: There are many inventions described and illustrated herein. In one aspect, the present invention is directed to a MEMS device, and technique of fabricating or manufacturing a MEMS device, having mechanical structures encapsulated in a chamber prior to final packaging. An embodiment further includes a buried polysilicon layer and a “protective layer” deposited over the buried polysilicon layer to prevent possible erosion of, or damage to the buried polysilicon layer during processing steps. The material that encapsulates the mechanical structures, when deposited, includes one or more of the following attributes: low tensile stress, good step coverage, maintains its integrity when subjected to subsequent processing, does not significantly and/or adversely impact the performance characteristics of the mechanical structures in the chamber (if coated with the material during deposition), and/or facilitates integration with high-performance integrated circuits.Type: GrantFiled: August 16, 2005Date of Patent: June 7, 2011Assignee: Robert Bosch GmbHInventor: Gary Yama
-
Patent number: 7952174Abstract: A semiconductor device and a method of forming it are disclosed in which at least two adjacent conductors have an air-gap insulator between them which is covered by nanoparticles of insulating material being a size which prevent the nanoparticles from substantially entering into the air-gap.Type: GrantFiled: May 28, 2009Date of Patent: May 31, 2011Assignee: Micron Technology, Inc.Inventors: Nishant Sinha, Gurtej Sandhu, Neil Greeley, John Smythe
-
Patent number: 7952093Abstract: The purpose of the present invention is to provide a reliable semiconductor device comprising TFTs having a large area integrated circuit with low wiring resistance. One of the features of the present invention is that an LDD region including a region which overlaps with a gate electrode and a region which does not overlap with the gate electrode is provided in one TFT. Another feature of the present invention is that gate electrode comprises a first conductive layer and a second conductive layer and portion of the gate wiring has a clad structure comprising the first conductive layer and the second conductive layer with a low resistance layer interposed therebetween.Type: GrantFiled: May 2, 2005Date of Patent: May 31, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama
-
Patent number: 7952177Abstract: A resin-sealed semiconductor device with built-in heat sink prevents internal bulging and cracking caused by exfoliation of a semiconductor element from the heat sink when the vapor pressure of moisture absorbed into a gap between the semiconductor element and the heat sink rises during mounting of the semiconductor device to a printed circuit board using lead-free solder. By providing a plurality of separated die pads (502) in a mounting area for a semiconductor element (301) and adhering the semiconductor element (301) to the heat sink (105) via the die pads (502), space is opened up between the semiconductor element (301) and the heat sink (105) for sealing resin (304) to run into.Type: GrantFiled: September 11, 2008Date of Patent: May 31, 2011Assignee: Panasonic CorporationInventors: Tomoki Kawasaki, Yuichiro Yamada, Toshiyuki Fukuda, Shuichi Ogata
-
Patent number: 7948036Abstract: A technique to enhancing substrate bias of grounded-gate NMOS fingers (ggNMOSFET's) has been developed. By using this technique, lower triggering voltage of NMOS fingers can be achieved without degrading ESD protection in negative zapping. By introducing a simple gate-coupled effect and a PMOSFET triggering source with this technique, low-voltage triggered NMOS fingers have also been developed in power and I/O ESD protection, respectively. A semiconductor device which includes a P-well which is underneath NMOS fingers. The device includes an N-well ring which is configured so that the inner P-well underneath the NMOS fingers is separated from an outer P-well. The inner P-well and outer P-well are connected by a P-substrate resistance which is much higher than the resistance of the P-wells. A P+-diffusion ring surrounding the N-well ring is configured to connect to VSS, i.e., P-taps.Type: GrantFiled: July 21, 2009Date of Patent: May 24, 2011Assignee: LSI CorporationInventor: Jau-Wen Chen
-
Patent number: 7943975Abstract: A solid-state imaging device includes a plurality of pixels, each pixel including a photoelectric conversion unit, an amplifying transistor, and a reset transistor. The photoelectric conversion unit is arranged in a well of a first conductivity type on a semiconductor substrate. A source or drain region of the amplifying transistor or the reset transistor is arranged between the photoelectric conversion unit of a first pixel and the photoelectric conversion unit of a second pixel adjacent to the first pixel. In the first pixel, a first semiconductor region of an impurity concentration higher than that of the well of the first conductivity type is arranged between the source or drain region and the photoelectric conversion unit, and a second semiconductor region of the first conductivity type is arranged under the first semiconductor region.Type: GrantFiled: September 9, 2009Date of Patent: May 17, 2011Assignee: Canon Kabushiki KaishaInventors: Toru Koizumi, Seiichiro Sakai, Masanori Ogura
-
Patent number: 7935994Abstract: System and method for providing a light shield for a CMOS imager is provided. The light shield comprises a structure formed above a point between a photo-sensitive element and adjacent circuitry. The structure is formed of a light-blocking material, such as a metal, metal alloy, metal compound, or the like, formed in dielectric layers over the photo-sensitive elements.Type: GrantFiled: February 24, 2005Date of Patent: May 3, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-De Wang, Dun-Nian Yaung, Shou-Gwo Wuu, Chung-Yi Yu
-
Patent number: 7936005Abstract: A semiconductor memory device includes a first active region, a second active region, an element isolation region, memory cell transistors. Each of memory cell transistors includes a laminated gate and a first impurity diffusion layer functioning as a source and a drain. The laminated gate includes a first insulating film, a second insulating film, and a control gate electrode. The second insulating film is commonly connected between the plurality of memory cell transistors to step over the element isolation region and is in contact with an upper surface of the element isolation region. An upper surface of the element isolation region is higher than a bottom surface of the first insulating film and is located under the upper surface of the first insulating film.Type: GrantFiled: May 28, 2009Date of Patent: May 3, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Takayuki Okamura