Patents Examined by Nathan W. Ha
-
Patent number: 11469255Abstract: A more convenient and highly reliable semiconductor device which has a transistor including an oxide semiconductor with higher impact resistance used for a variety of applications is provided. A semiconductor device has a bottom-gate transistor including a gate electrode layer, a gate insulating layer, and an oxide semiconductor layer over a substrate, an insulating layer over the transistor, and a conductive layer over the insulating layer. The insulating layer covers the oxide semiconductor layer and is in contact with the gate insulating layer. In a channel width direction of the oxide semiconductor layer, end portions of the gate insulating layer and the insulating layer are aligned with each other over the gate electrode layer, and the conductive layer covers a channel formation region of the oxide semiconductor layer and the end portions of the gate insulating layer and the insulating layer and is in contact with the gate electrode layer.Type: GrantFiled: March 25, 2021Date of Patent: October 11, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 11462501Abstract: An interconnect substrate includes an insulating layer and an interconnect layer formed on a surface of the insulating layer, wherein the surface of the insulating layer has grooves formed therein, the grooves having a meander shape on an order of nanometers in a plan view, and wherein the interconnect layer has anchor portions fitted into the grooves.Type: GrantFiled: October 21, 2020Date of Patent: October 4, 2022Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Ryo Fukasawa, Tomoo Yamasaki
-
Patent number: 11444081Abstract: An integrated circuit (IC) device includes: a fin-type active area protruding from a substrate and extending in a first horizontal direction; a first nanosheet disposed above an upper surface of the fin-type active area with a first separation space therebetween; a second nanosheet disposed above the first nanosheet with a second separation space therebetween; a gate line extending on the substrate in a second horizontal direction intersecting the first horizontal direction, at least a portion of the gate line being disposed in the second separation space; and a bottom insulation structure disposed in the first separation space.Type: GrantFiled: January 15, 2021Date of Patent: September 13, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myung-gil Kang, Beom-jin Park, Geum-jong Bae, Dong-won Kim, Jung-gil Yang
-
Patent number: 11430946Abstract: A method for fabricating semiconductor device includes the steps of: forming an inter-metal dielectric (IMD) layer on a substrate; forming a metal interconnection in the IMD layer; forming a bottom electrode layer on the IMD layer, wherein the bottom electrode layer comprises a gradient concentration; forming a free layer on the bottom electrode layer; forming a top electrode layer on the free layer; and patterning the top electrode layer, the free layer, and the bottom electrode layer to form a magnetic tunneling junction (MTJ).Type: GrantFiled: October 7, 2020Date of Patent: August 30, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Chia-Chang Hsu, Chen-Yi Weng, Chin-Yang Hsieh, Jing-Yin Jhang
-
Patent number: 11424174Abstract: A method of forming a semiconductor device includes attaching a first semiconductor device to a first surface of a substrate; forming a sacrificial structure on the first surface of the substrate around the first semiconductor device, the sacrificial structure encircling a first region of the first surface of the substrate; and forming an underfill material in the first region.Type: GrantFiled: October 5, 2020Date of Patent: August 23, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Chien Pan, Chin-Fu Kao, Li-Hui Cheng, Szu-Wei Lu
-
Patent number: 11417626Abstract: In a manufacturing method of a semiconductor device according to an embodiment, a first substrate having a first elastic modulus is joined onto a second substrate having a second elastic modulus higher than the first elastic modulus. A first semiconductor element is formed on the first substrate. The first substrate is detached from the second substrate.Type: GrantFiled: August 31, 2020Date of Patent: August 16, 2022Assignee: Kioxia CorporationInventors: Mie Matsuo, Hideshi Miyajima
-
Patent number: 11410900Abstract: The semiconductor device has the CSP structure, and may include a plurality of electrode pads formed on a semiconductor integrated circuit in order to input/output signals from/to exterior; solder bumps for making external lead electrodes; and rewiring. The solder bumps may be arranged in two rows along the periphery of the semiconductor device. The electrode pads may be arranged inside the outermost solder bumps so as to be interposed between the two rows of solder bumps. Each trace of the rewiring may be extended from an electrode pad, and may be connected to any one of the outermost solder bumps or any one of the inner solder bumps.Type: GrantFiled: April 22, 2020Date of Patent: August 9, 2022Assignee: ROHM CO., LTD.Inventor: Kunihiro Komiya
-
Patent number: 11404310Abstract: A backside connection access structure and method for manufacturing are described. The method including forming a gold layer over at least a portion of a substrate. The method also including forming a metal layer over the gold layer. And, the method includes forming an opening in the substrate to expose at least a portion of the gold layer.Type: GrantFiled: April 25, 2019Date of Patent: August 2, 2022Assignee: Hutchinson Technology IncorporatedInventors: Zachary A. Pokornowski, Ronald A. Greeley, Terry W. Zeller, Jeffery G. Ribar, Joel B. Michaletz, John A. Theget
-
Patent number: 11404354Abstract: A power control module includes a power device having a first side and a second side opposite from the first. The power control module includes a printed wiring board (PWB) spaced apart from the first side of the power device. The PWB is electrically connected to the power device. A heat sink plate is soldered to a second side of the transistor for heat dissipation from the transistor. The PWB and/or the heat sink plate includes an access hole defined therein to allow for access to the transistor during assembly. A method of assembling a power control module includes soldering at least one lead of a power device to a printed wiring board (PWB), pushing the power device toward a heat sink plate, and soldering the power device to the heat sink plate.Type: GrantFiled: August 28, 2020Date of Patent: August 2, 2022Assignee: Hamilton Sundstrand CorporationInventor: John A. Dickey
-
Patent number: 11404316Abstract: Systems, devices and methods of manufacturing a system on silicon wafer (SoSW) device and package are described herein. A plurality of functional dies is formed in a silicon wafer. Different sets of masks are used to form different types of the functional dies in the silicon wafer. A first redistribution structure is formed over the silicon wafer and provides local interconnects between adjacent dies of the same type and/or of different types. A second redistribution structure may be formed over the first redistribution layer and provides semi-global and/or global interconnects between non-adjacent dies of the same type and/or of different types. An optional backside redistribution structure may be formed over a second side of the silicon wafer opposite the first redistribution layer. The optional backside redistribution structure may provide backside interconnects between functional dies of different types.Type: GrantFiled: July 10, 2020Date of Patent: August 2, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Hua Yu, Wei Ling Chang, Chuei-Tang Wang, Tin-Hao Kuo, Che-Wei Hsu
-
Patent number: 11393742Abstract: A semiconductor flip-chip package includes a substrate having a first main face, a second main face opposite to the first main face, and one or more conductive structures disposed on the first main face, one or more pillars disposed on at least one of the conductive structures, a semiconductor die having one or more contact pads on a main face thereof, the semiconductor die being connected to the substrate so that at least one of the contact pads is connected with one of the pillars, and an encapsulant disposed on the substrate and the semiconductor die.Type: GrantFiled: June 4, 2020Date of Patent: July 19, 2022Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Irmgard Escher-Poeppel, Klaus Pressel, Bernd Rakow
-
Patent number: 11393826Abstract: A method of forming a semiconductor device includes the following steps. First of all, a substrate is provided, and a dielectric layer is formed on the substrate. Then, at least one trench is formed in the dielectric layer, to partially expose a top surface of the substrate. The trench includes a discontinuous sidewall having a turning portion. Next, a first deposition process is performed, to deposit a first semiconductor layer to fill up the trench and to further cover on the top surface of the dielectric layer. Following these, the first semiconductor layer is laterally etched, to partially remove the first semiconductor layer till exposing the turning portion of the trench. Finally, a second deposition is performed, to deposit a second semiconductor layer to fill up the trench.Type: GrantFiled: October 31, 2018Date of Patent: July 19, 2022Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Luo-Hsin Lee, Ting-Pang Chung, Shih-Han Hung, Po-Han Wu, Shu-Yen Chan, Shih-Fang Tzou
-
Patent number: 11387168Abstract: A semiconductor device includes a first conductive layer, an organic layer and a silicon layer. The first conductive layer includes a first surface. The organic layer is disposed over the first surface of the first conductive layer. The silicon layer is disposed over the organic layer and extended onto and in contact with the first surface of the first conductive layer.Type: GrantFiled: July 9, 2020Date of Patent: July 12, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Lung Yang, Chih-Hung Su, Chen-Shien Chen, Hon-Lin Huang, Kun-Ming Tsai, Wei-Je Lin
-
Patent number: 11385278Abstract: A bonded structure is disclosed. The bonded structure can include a first semiconductor element having a first front side and a first back side opposite the first front side. The bonded structure can include a second semiconductor element having a second front side and a second back side opposite the second front side, the first front side of the first semiconductor element directly bonded to the second front side of the second semiconductor element along a bond interface without an adhesive. The bonded structure can include security circuitry extending across the bond interface, the security circuitry electrically connected to the first and second semiconductor elements.Type: GrantFiled: May 22, 2020Date of Patent: July 12, 2022Assignee: Invensas Bonding Technologies, Inc.Inventors: Javier A. DeLaCruz, Belgacem Haba, Guy Regev
-
Patent number: 11355687Abstract: The present invention relates to a chip-on film type semiconductor package including an integrated circuit chip, a printed circuit board layer, and a graphite layer, in which the integrated circuit chip is connected to one surface of the printed circuit board layer directly or by means of a mounting element and the graphite layer is laminated on an opposite surface of the printed circuit board layer and a display device including the same.Type: GrantFiled: August 21, 2018Date of Patent: June 7, 2022Inventor: Hag Mo Kim
-
Patent number: 11348830Abstract: A semiconductor device includes a gate structure disposed over a substrate, and a first dielectric layer disposed over the substrate, including and over the gate structure. A first metal feature is disposed in the first dielectric layer, including an upper portion having a first width and a lower portion having a second width that is different than the first width. A dielectric spacer is disposed along the lower portion of the first metal feature, wherein the upper portion of the first metal feature is disposed over the dielectric spacer. A second dielectric layer is disposed over the first dielectric layer, including over the first metal feature and a second metal feature extends through the second dielectric layer to physically contact with the first metal feature. A third metal feature extends through the second dielectric layer and the first dielectric layer to physically contact the gate structure.Type: GrantFiled: December 7, 2020Date of Patent: May 31, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chao-Hsun Wang, Hsien-Cheng Wang, Mei-Yun Wang
-
Patent number: 11348945Abstract: Disclosed is a switch branch structure having an input terminal, an output terminal, and a series stack of an N-number of transistors formed in an active device layer within a first plane, wherein a first one of the N-number of transistors is coupled to the input terminal, and an nth one of the N-number of transistors is coupled to the output terminal, where n is a positive integer greater than one. A metal layer element has a planar body with a proximal end that is electrically coupled to the input terminal and distal end that is electrically open, wherein the planar body is within a second plane spaced from and in parallel with the first plane such that the planar body capacitively couples a radio frequency signal at the input terminal to between 10% and 90% of the N-number of transistors when the switch branch structure is in an off-state.Type: GrantFiled: August 14, 2020Date of Patent: May 31, 2022Assignee: QORVO US, INC.Inventor: Samuel Gibson
-
Patent number: 11348866Abstract: A lead frame includes a die pad, a row of two or more leads that extend away from a first side of the die pad, and a peripheral structure disposed opposite the die pad and connected to each lead. A first outermost lead is continuously connected to the die pad. A second outermost lead has an interior end that faces and is spaced apart from the die pad. A width of the second lead in a central span of the second lead is greater than the width of the second lead in interior and outer spans of the second lead, the interior span of the second lead separating the central span of the second lead from the interior end of the second lead, the outer span of the second lead separating the central span of the second lead from the peripheral structure.Type: GrantFiled: June 16, 2020Date of Patent: May 31, 2022Assignee: Infineon Technologies Austria AGInventors: Thai Kee Gan, Edward Fuergut, Teck Sim Lee, Lee Shuang Wang
-
Patent number: 11335622Abstract: A die of an integrated circuit and an upper layer of a circuit assembly are thermally connected by applying a thermal interface material (TIM) on the die, such that the TIM is between the die and an upper layer. The TIM comprises an emulsion of liquid metal droplets and uncured polymer. The method further comprises compressing the circuit assembly thereby deforming the liquid metal droplets and curing the thermal interface material thereby forming the circuit assembly.Type: GrantFiled: August 28, 2020Date of Patent: May 17, 2022Assignee: ARIECA INC.Inventors: Navid Kazem, Carmel Majidi
-
Patent number: 11329078Abstract: Disclosed is a solid-state imaging device including a plurality of pixels and a plurality of on-chip lenses. The plurality of pixels are arranged in a matrix pattern. Each of the pixels has a photoelectric conversion portion configured to photoelectrically convert light incident from a rear surface side of a semiconductor substrate. The plurality of on-chip lenses are arranged for every other pixel. The on-chip lenses are larger in size than the pixels. Each of color filters at the pixels where the on-chip lenses are present has a cross-sectional shape whose upper side close to the on-chip lens is the same in width as the on-chip lens and whose lower side close to the photoelectric conversion portion is shorter than the upper side.Type: GrantFiled: September 2, 2020Date of Patent: May 10, 2022Assignee: SONY CORPORATIONInventors: Rena Suzuki, Hiroki Tojinbara, Ryoto Yoshita, Yoichi Ueda