Patents Examined by Nelson Correa
-
Patent number: 8692574Abstract: Described is a communication system in a first integrated circuit (IC) communicates with a second IC via single-ended communication channels. A bidirectional reference channel extends between the first and second ICs and is terminated on both ends. The termination impedances at each end of the reference channel support different modes for communicating signals in different directions. The termination impedances for the reference channel can be optimized for each signaling direction.Type: GrantFiled: September 1, 2010Date of Patent: April 8, 2014Assignee: Rambus Inc.Inventor: Kyung Suk Oh
-
Patent number: 8680780Abstract: A light emitting diode (LED) backlight driving circuit includes LED lightbar(s) and a control module; the control module includes a dimming controllable switch. The LED lightbars are connected with the dimming controllable switch in series. Two ends of the dimming controllable switch are connected with a varistor in parallel. Because two ends of the dimming controllable switch are connected with a varistor in parallel, when the dimming controllable switch is switched off, a current of the branch circuit is suddenly reduced, the voltage withstood by the LED lightbars is greatly reduced, and the voltage on two ends of the dimming controllable switch is increased. Then, under action of high voltage, resistance of the varistors connected in parallel is reduced, and the current of a new branch circuit formed by the LED lightbars and the varistor is also increased. Thus, the voltage withstood by the LED lightbars is increased again and the voltage on two ends of the dimming controllable switch is reduced.Type: GrantFiled: July 9, 2012Date of Patent: March 25, 2014Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventors: Xiang Yang, Liangchan Liao, Poshen Lin
-
Patent number: 8674724Abstract: Providing for a field programmable gate array (FPGA) utilizing resistive random access memory (RRAM) technology is described herein. By way of example, the FPGA can comprise a switching block interconnect having parallel signal input lines crossed by perpendicular signal output lines. RRAM memory cells can be formed at respective intersections of the signal input lines and signal output lines. The RRAM memory cell can include a voltage divider comprising multiple programmable resistive elements arranged electrically in series across a VCC and VSS of the FPGA. A common node of the voltage divider drives a gate of a pass gate transistor configured to activate or deactivate the intersection. The disclosed RRAM memory can provide high transistor density, high logic utilization, fast programming speed, radiation immunity, fast power up and significant benefits for FPGA technology.Type: GrantFiled: July 29, 2011Date of Patent: March 18, 2014Assignee: Crossbar, Inc.Inventors: Hagop Nazarian, Sang Thanh Nguyen, Tanmay Kumar
-
Patent number: 8674720Abstract: A semiconductor device has a ZQ circuit (40) which generates impedance control information and an output buffer having an impedance controlled in response to the impedance control information. A plurality of control bits constituting the impedance control information are serially transferred from the ZQ circuit.Type: GrantFiled: July 10, 2012Date of Patent: March 18, 2014Inventor: Yoshinori Haraguchi
-
Patent number: 8669784Abstract: In one embodiment, a method includes generating a first signal based on a clock signal and generating a second signal based on a programmable delayed clock signal. The method then generates a reset signal based on the first signal and the second signal. The clock signal is delayed using an inverter chain to generate a delayed version of the clock signal. An output signal is generated based on the delayed version of the clock signal and the reset signal. When a pulse width of the output signal is greater than a data duration determined from the clock signal, the pulse width of the output signal is reset to the pulse width of the data duration.Type: GrantFiled: April 16, 2012Date of Patent: March 11, 2014Assignee: Marvell International Ltd.Inventor: Kai Wu
-
Patent number: 8664862Abstract: A plasma source includes a first rod forming a quarterwave antenna, surrounded by at least one parallel rod forming a coupler and which is substantially the same length as the first rod, set to a reference potential, the coupler rods being evenly distributed radially about the first rod, at a distance of around one-fifth to one-twentieth of the quarter of the wavelength.Type: GrantFiled: October 16, 2009Date of Patent: March 4, 2014Assignee: Centre National de la Recherche ScientifiqueInventors: Pascal Sortais, Thierry Lamy
-
Patent number: 8664879Abstract: Proposed is a circuit for driving a fluorescent lamp and a light-emitting diode. The circuit may include an inverter; a fluorescent lamp driving branch for driving a fluorescent lamp; a light-emitting diode driving branch for driving a light-emitting diode; a starting branch; and an alternate control branch. By using a simple circuit structure, various embodiments may realize a circuit capable of conveniently and alternately driving a fluorescent lamp and a light-emitting diode.Type: GrantFiled: April 2, 2012Date of Patent: March 4, 2014Assignee: OSRAM AGInventors: Wei Chen, Yanshun Xue, Yilong Ye, Guoji Zhong
-
Patent number: 8629691Abstract: Systems and methods are disclosed for interfacing between hard logic elements and soft logic elements implemented on an integrated device. In particular, a configurable interface is provided that includes interconnects between hard logic and soft logic, which enable signals to be selectively routed between the inputs and outputs of hard logic blocks and soft logic modules. The interconnects allow for certain hard logic blocks to be bypassed in favor of soft logic functionality. Moreover, the interconnects allow soft logic to augment the processing of hard logic blocks, e.g., by providing additional signals to the hard logic block.Type: GrantFiled: May 17, 2012Date of Patent: January 14, 2014Assignee: Altera CorporationInventors: Michael Fitton, Kulwinder Dhanoa, Benjamin Thomas Cope, Kellie Marks, Lei Xu
-
Patent number: 8618832Abstract: A balanced single-end impedance control system is disclosed. In a particular embodiment, the circuit includes a first transistor coupled to a first output terminal and a second transistor coupled to a second output terminal. The circuit also includes a third transistor and a fourth transistor, where device characteristics of the third transistor substantially match device characteristics of the first transistor and device characteristics of the fourth transistor substantially match device characteristics of the second transistor. The circuit further includes a first control path and a second control path. The first path is coupled to the third transistor and provides a first rail voltage to control a first gate control voltage of the first transistor. The second control path is coupled to the fourth transistor and provides a second rail voltage to control a second gate control voltage of the second transistor.Type: GrantFiled: August 3, 2011Date of Patent: December 31, 2013Assignee: QUALCOMM IncorporatedInventors: Miao Li, Nam V. Dang, Xiaohua Kong
-
Patent number: 8610458Abstract: An impedance control circuit includes a first impedance unit configured to terminate an impedance node using an impedance value that is determined by an impedance control code, a second impedance unit configured to terminate the impedance node using an impedance value that is determined by an impedance control voltage, a comparison circuit configured to compare a voltage level of the impedance node and a voltage level of a reference voltage, generate an up/down signal indicating whether the voltage at the impedance node is greater than the reference voltage, and generate the impedance control voltage that has a voltage level corresponding to a difference between the voltage at the impedance node and the reference voltage, and a counter unit configured to increase or decrease a value of the impedance control code in response to the up/down signal.Type: GrantFiled: April 13, 2012Date of Patent: December 17, 2013Assignee: Hynix Semiconductor Inc.Inventor: Ji-Wang Lee
-
Patent number: 8610454Abstract: A system and methods that generates a physical unclonable function (“PUF”) security key for an integrated circuit (“IC”) through use of equivalent resistance variations in the power distribution system (“PDS”) to mitigate the vulnerability of security keys to threats including cloning, misappropriation and unauthorized use.Type: GrantFiled: January 12, 2011Date of Patent: December 17, 2013Assignee: STC.UNMInventors: James Plusquellic, Dhruva J. Acharyya, Ryan L. Helinski
-
Patent number: 8604694Abstract: A discharge device includes a dielectric, a first electrode and a second electrode arranged with the dielectric interposed therebetween, and a circuit unit to which the first electrode and the second electrode are electrically connected for generating a high voltage to be applied to the first electrode and to the second electrode. The dielectric is formed in a tube shape or a pipe shape having therein the circuit unit.Type: GrantFiled: December 21, 2009Date of Patent: December 10, 2013Assignee: Sudo Premium Engineering Co., Ltd.Inventors: Mikalai Yeulash, Dong Hyun Choi, Mo Ha Ahn
-
Patent number: 8604832Abstract: A method for increasing performance in a limited switch dynamic logic (LSDL) circuit includes precharging a dynamic node during a precharge phase of a first and second evaluation clock signal. The dynamic node is evaluated to a first logic value in response to one or more first input signals of a first evaluation tree during an evaluation phase of the first evaluation clock signal. The dynamic node is evaluated to a second logic value in response one or more second input signals of a second evaluation tree during an evaluation phase of the second evaluation clock signal. A signal of the LSDL circuit is outputted in response to the dynamic node according to an output latch clock signal.Type: GrantFiled: June 15, 2012Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Leland Chang, Robert K. Montoye, Yutaka Nakamura
-
Patent number: 8587339Abstract: A multi-mode driver with multiple transmitter types including a first transmitter coupled to a transmission channel and operative to output a signal for transmission on the channel and a second transmitter coupled to the channel and operative to output the signal for transmission on the channel, the second transmitter having at least one different output characteristic than the first transmitter. During the output of the signal from one of the transmitters, the other of the transmitters is biased with a bias supply voltage that prevents voltage breakdown of one or more transistors of the other transmitter.Type: GrantFiled: June 6, 2011Date of Patent: November 19, 2013Assignee: PMC-Sierra US, Inc.Inventor: Samuel R. Johnson
-
Patent number: 8587204Abstract: This invention relates to an ambience lighting system for a display device, where light sources are mounted at the periphery or at the rear side of the display device for emitting an ambience light onto a wall behind the display device. An input means receives color information indicating the color of the wall. A processor then adjusts the color of the emitted ambience light to the received color information of the wall such that the light reflected from the wall towards a viewing area of the display device matches the screen colors of the display device.Type: GrantFiled: December 18, 2009Date of Patent: November 19, 2013Assignee: TP Vision Holding B.V.Inventor: Erwin Marcel Anna Matthys
-
Patent number: 8581618Abstract: A system provides for the distribution of intellectual property logic blocks from a source to a user wherein the user may use the logic blocks during development but is prevented from using the block in production without permission. A sensor is connected in parallel with a first signal from the block and in series with a second signal from the block. When activity on the first signal exceeds a predetermined count, the output of the second signal is corrupted. In some embodiments all such sensors are connected to an aggregator which allows all blocks to continue to operate until all of them have exceeded their predetermined activity count. A state machine compares the values of two keys, one stored within the block, to another value stored in the state machine controller, and allows the block to be used in production if the key values coincide.Type: GrantFiled: February 14, 2012Date of Patent: November 12, 2013Assignee: Social Silicon, Inc.Inventor: David Fritz
-
Patent number: 8575961Abstract: A multi-valued driver circuit selectively outputs, to a transmission line, one from among multiple voltages according to a selection signal. A memory circuit stores setting data which define the respective levels of the multiple voltages. According to the selection signal, a selector circuit selects one from among the multiple setting data stored in the memory circuit. A Thevenin termination circuit outputs a voltage that corresponds to the upper M bits of the data thus selected by the selector circuit. An R-2R ladder circuit outputs a voltage that corresponds to the lower Nl bits of the data thus selected by the selector circuit.Type: GrantFiled: October 13, 2009Date of Patent: November 5, 2013Assignee: Advantest CorporationInventor: Shoji Kojima
-
Patent number: 8570069Abstract: A clock gate includes a first Muller gate that receives at its inputs a clock signal and an enable signal. The output of the first Muller gate is applied, with a delayed version of the clock signal, to a second Muller gate. A logic circuit operates to logically combine the output of the second Muller gate with a delayed version of the clock signal. The output of the logic circuit provides a gated clock output.Type: GrantFiled: April 19, 2012Date of Patent: October 29, 2013Assignees: STMicroelectronics S.A., STMicroelectronics S.r.l.Inventors: Mounir Zid, Alberto Scandurra
-
Patent number: 8564330Abstract: In accordance with some embodiments, a method for high frequency clock distribution in a VLSI system includes splitting an original master clock signal into one or more pairs of lower-frequency sub-clocks for a destination in the VLSI system, distributing each lower-frequency sub-clock of the one or more pairs of lower-frequency sub-clocks to a corresponding channel coupled to the destination, and reconstructing a reference master clock signal at the destination from the one or more pairs of lower-frequency sub-clocks, wherein the reconstructed reference master clock signal replicates the original master clock signal.Type: GrantFiled: June 5, 2012Date of Patent: October 22, 2013Assignee: Xilinx, Inc.Inventors: Georgi I. Radulov, Patrick J. Quinn
-
Patent number: 8558621Abstract: Disclosed herein is a driver amplifier circuit, including: a first current source transistor of a first conductivity type, and a second current source transistor of the first conductivity type, control voltages being supplied to gates of the first current source transistor and the second current source transistor, respectively; a first switching transistor of the first conductivity type, and a second switching transistor of the first conductivity type; a third switching transistor of a second conductivity type, and a fourth switching transistor of the second conductivity type; first, second, third, and fourth resistor elements; and a first output node and a second output node.Type: GrantFiled: July 8, 2011Date of Patent: October 15, 2013Assignee: Sony CorporationInventors: Hidekazu Kikuchi, Tomokazu Tanaka, Kunio Gosho