Patents Examined by Nishath Yasmeen
-
Patent number: 11942475Abstract: The present disclosure describes a method for forming (i) input/output (I/O) fin field effect transistors (FET) with polysilicon gate electrodes and silicon oxide gate dielectrics integrated and (ii) non-I/O FETs with metal gate electrodes and high-k gate dielectrics. The method includes depositing a silicon oxide layer on a first region of a semiconductor substrate and a high-k dielectric layer on a second region of the semiconductor substrate; depositing a polysilicon layer on the silicon oxide and high-k dielectric layers; patterning the polysilicon layer to form a first polysilicon gate electrode structure on the silicon oxide layer and a second polysilicon gate electrode structure on the high-k dielectric layer, where the first polysilicon gate electrode structure is wider than the second polysilicon gate electrode structure and narrower than the silicon oxide layer. The method further includes replacing the second polysilicon gate electrode structure with a metal gate electrode structure.Type: GrantFiled: October 18, 2019Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Han Lin, Wen-Tuo Huang, Yong-Shiuan Tsair
-
Patent number: 11910585Abstract: Well pick-up (WPU) regions are disclosed herein for improving performance of memory arrays, such as static random access memory arrays. An exemplary integrated circuit (IC) device includes a circuit region, a WPU region, a first well extending lengthwise along a first direction through the circuit region and into the WPU region, a second well extending lengthwise along the first direction through the circuit region and into the WPU region, and a third well physically connecting a portion of the first well in the WPU region and a portion of the second well in the WPU region.Type: GrantFiled: July 26, 2022Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Chuan Yang, Chang-Ta Yang, Ping-Wei Wang
-
Patent number: 11901316Abstract: A semiconductor device includes a lead frame, a transistor, and an encapsulation resin. The lead frame includes a drain frame, a source frame, and a gate frame. The drain frame includes drain frame fingers. The source frame includes source frame fingers. The drain frame fingers and the source frame fingers are alternately arranged in a first direction and include overlapping portions as viewed from a first direction. In a region where each drain frame finger overlaps the source frame fingers as viewed in the first direction, at least either one of the drain frame fingers and the source frame fingers are not exposed from the back surface of the encapsulation resin.Type: GrantFiled: April 20, 2022Date of Patent: February 13, 2024Assignee: ROHM CO., LTD.Inventors: Kentaro Chikamatsu, Koshun Saito, Kenichi Yoshimochi
-
Patent number: 11901348Abstract: A semiconductor package includes a mold substrate, at least one first semiconductor chip in the mold substrate and including chip pads, wiring bonding pads formed at a first surface of the mold substrate and connected to the chip pads by bonding wires, and a redistribution wiring layer covering the first surface of the mold substrate and including redistribution wirings connected to the wiring bonding wirings.Type: GrantFiled: July 15, 2021Date of Patent: February 13, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Ho Kang, Bo-Seong Kim
-
Patent number: 11881524Abstract: A semiconductor device includes: a first semiconductor chip having first and second electrodes on a first surface and having a third electrode on a second surface; a second semiconductor chip having first and second electrodes on a first surface and having a third electrode on a second surface; a first electrode plate bonded to the second electrode of the first semiconductor chip; a second electrode plate bonded to the third electrode of the second semiconductor chip; and a third electrode plate having a first area sandwiched between the first and second semiconductor chips and a second area not sandwiched between the first and second semiconductor chips, one surface of the first area is bonded to the second electrode of the second semiconductor chip, and another surface is bonded to the third electrode of the first semiconductor chip, and the first area is thinner than the second area.Type: GrantFiled: March 5, 2020Date of Patent: January 23, 2024Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventor: Hisato Michikoshi
-
Patent number: 11876094Abstract: The present application discloses a method for fabricating a semiconductor device. The method includes providing a substrate and concurrently forming a first semiconductor unit, a second semiconductor unit, and a third semiconductor unit in the substrate. The first semiconductor unit has a first insulating stack, the second semiconductor unit has a second insulating stack, and the third semiconductor unit has a third insulating stack; and thicknesses of the first insulating stack, the second insulating stack, and the third insulating stack are all different.Type: GrantFiled: November 15, 2021Date of Patent: January 16, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11876042Abstract: An omnidirectional light emitting device is provided. An example device includes a flexible substrate having a substrate length, a first substrate surface, and a second substrate surface. The flexible substrate is configured to be flexibly wrenched about a longitudinal axis that is parallel to the substrate length. The example device further includes a plurality of LED packages disposed on the first substrate surface. Each LED package of the plurality of LED packages is configured to emit light outward from the flexible substrate.Type: GrantFiled: August 3, 2020Date of Patent: January 16, 2024Assignee: FEIT ELECTRIC COMPANY, INC.Inventor: John Mitchell
-
Patent number: 11876046Abstract: A semiconductor device includes a wiring structure, a stacked structure located over the wiring structure, channel structures passing through the stacked structure, contact plugs passing through the stacked structure and electrically connected to the wiring structure, and insulating spacers each including loop patterns surrounding a sidewall of each of the contact plugs and stacked along the sidewall of each of the contact plugs.Type: GrantFiled: May 7, 2020Date of Patent: January 16, 2024Assignee: SK hynix Inc.Inventor: Ki Hong Lee
-
Patent number: 11876066Abstract: The bonding wire being a Pd-coated copper bonding wire includes: a copper core material; and a Pd layer and containing a sulfur group element, in which with respect to the total of copper, Pd, and the sulfur group element, a concentration of Pd is 1.0 mass % to 4.0 mass % and a total concentration of the sulfur group element is 50 mass ppm or less, and a concentration of S is 5 mass ppm to 2 mass ppm, a concentration of Se is 5 mass ppm to 20 mass ppm, or a concentration of Te is 15 mass ppm to 50 mass ppm or less. A wire bonding structure includes a Pd-concentrated region with the concentration of Pd being 2.0 mass % or more relative to the total of Al, copper, and Pd near a bonding surface of an Al-containing electrode of a semiconductor chip and a ball bonding portion.Type: GrantFiled: August 6, 2021Date of Patent: January 16, 2024Assignee: TANAKA DENSHI KOGYO K.K.Inventors: Hiroyuki Amano, Yuki Antoku, Takeshi Kuwahara, Tsukasa Ichikawa
-
Patent number: 11864454Abstract: A display device includes a display area, a test pad, a plurality of first test transistors, and at least one outline. The display area includes pixels coupled to data lines and scan lines. The test pad receives a test signal. The first test transistors are coupled between the data lines of the display area and the test pad. The at least one outline is coupled between one of the first test transistors and the test pad. The at least one outline is located in a non-display area outside the display area.Type: GrantFiled: May 11, 2022Date of Patent: January 2, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Won-Kyu Kwak, Hwan-Soo Jang, Jae-Yong Lee
-
Patent number: 11848231Abstract: A method for forming a semiconductor device structure is provided. The method includes successively forming a first multi-layer etch stop structure and an insulating layer over a first conductive feature. The insulating layer and the first multi-layer etch stop structure are successively etched to form an opening substantially aligned to the first conductive feature. A second conductive feature is formed in the opening. The formation of the first multi-layer etch stop structure and the second multi-layer etch stop structure includes forming a first metal-containing dielectric layer, forming a silicon-containing dielectric layer over the first metal-containing dielectric layer, and forming a second metal-containing dielectric layer over the silicon-containing dielectric layer. The second metal-containing dielectric layer has a material that is different from the material of the first metal-containing dielectric layer.Type: GrantFiled: March 16, 2022Date of Patent: December 19, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Po-Cheng Shih, Tze-Liang Lee, Jen-Hung Wang, Yu-Kai Lin, Su-Jen Sung
-
Patent number: 11848193Abstract: A ferroelectric semiconductor device includes a substrate having a channel structure, a trench pattern having a bottom surface and a sidewall surface in the channel structure, a dielectric layer disposed on the bottom surface and the sidewall surface of the trench pattern, and a gate electrode layer disposed on the dielectric layer. The dielectric layer includes a ferroelectric layer pattern and a non-ferroelectric layer pattern that are disposed along the sidewall surface of the trench pattern.Type: GrantFiled: October 19, 2022Date of Patent: December 19, 2023Assignee: SK HYNIX INC.Inventor: Hyangkeun Yoo
-
Patent number: 11848303Abstract: The present disclosure provides a method of transferring an electronic element using a stamping and magnetic field alignment technology and an electronic device including an electronic element transferred using the method. In the present disclosure, a polymer may be simultaneously coated on a plurality of electronic elements using the stamping process, and the polymer may be actively coated on the electronic elements without restrictions on process parameters such as size and spacing of the electronic elements. Moreover, the self-aligned ferromagnetic particles have an anisotropic current flow through which current flows only in the aligned direction. Therefore, the current may flow only vertically between the electronic element and the electrode, and there is no electrical short circuit between a peripheral LED element and the electrode.Type: GrantFiled: May 13, 2022Date of Patent: December 19, 2023Assignee: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Yongtaek Hong, Hyungsoo Yoon, Eunho Oh, Byeongmoon Lee, Sujin Jeong
-
Patent number: 11837513Abstract: In some examples, a device comprises a substrate including a notch formed in a surface of the substrate and a semiconductor die positioned in the notch and including an electrochemical sensor on an active surface of the semiconductor die. The device also comprises a chemically inert member abutting the surface of the substrate and including an orifice in vertical alignment with the electrochemical sensor as a result of the semiconductor die being positioned in the notch. The device also comprises a compressed o-ring seal positioned between the chemically inert member and the active surface of the semiconductor die, the compressed o-ring seal circumscribing the electrochemical sensor.Type: GrantFiled: July 17, 2020Date of Patent: December 5, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sebastian Meier, Bernhard Peter Lange
-
Patent number: 11830839Abstract: A semiconductor device includes at least one transistor disposed on or in a substrate. The transistor is a bipolar transistor including an emitter, a base, and a collector, or a field-effect transistor including a source, a gate, and a drain. At least one first bump connected to the emitter or the source is disposed on the substrate. Furthermore, at least three second bumps connected to the collector or the drain are disposed on the substrate. In plan view, a geometric center of the at least one first bump is located inside a polygon whose vertices correspond to geometric centers of the at least three second bumps.Type: GrantFiled: June 19, 2020Date of Patent: November 28, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Shingo Yanagihara
-
Patent number: 11804464Abstract: A semiconductor device includes a wiring board; a first semiconductor chip including a first surface, a second surface, and a connection bump on the first surface, the first semiconductor chip coupled to the wiring board through the connection bump; a resin layer covering the connection bump between the first semiconductor chip and the wiring board, an upper surface of the resin layer parallel to the second surface of the first semiconductor chip; and a second semiconductor chip including a third surface, a fourth surface, and an adhesive layer on the third surface, the second semiconductor chip adhering to the second surface of the first semiconductor chip and the upper surface of the resin layer through the adhesive layer. The upper surface of the resin layer projects outside a portion of at least an outer edge of the second semiconductor chip when viewed from the top.Type: GrantFiled: March 3, 2021Date of Patent: October 31, 2023Assignee: KIOXIA CORPORATIONInventor: Keiichi Niwa
-
Patent number: 11798906Abstract: A semiconductor chip includes a semiconductor substrate including a bump region and a non-bump region, a bump on the bump region, and a passivation layer on the bump region and the non-bump region of the semiconductor substrate. No bump is on the non-bump region. A thickness of the passivation layer in the bump region is thicker than a thickness of the passivation layer in the non-bump region. The passivation layer includes a step between the bump region and the non-bump region.Type: GrantFiled: December 15, 2021Date of Patent: October 24, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jeong-gi Jin, Nae-in Lee, Jum-yong Park, Jin-ho Chun, Seong-min Son, Ho-Jin Lee
-
Patent number: 11798968Abstract: The present technology relates to an image pickup device and electronic apparatus that enables suppression of dark current. There are included: a photoelectric conversion unit configured to perform a photoelectric conversion; a trench engraved in a semiconductor substrate; a negative fixed charge film having an oxide film, a nitrogen film, and an oxide film on a side wall of the trench; and an electrode film formed in the fixed charge film. The oxide film configuring the fixed charge film includes silicon monoxide (SiO), and the nitrogen film includes silicon nitride (SiN). The nitrogen film configuring the fixed charge film can also include a polysilicon film or a high dielectric constant film (high-k film). The present technology can be applied to, for example, a back-illuminated CMOS image sensor.Type: GrantFiled: October 26, 2018Date of Patent: October 24, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Katsunori Hiramatsu
-
Patent number: 11791317Abstract: Systems, apparatuses, and methods related to dynamic random access memory (DRAM), such as finer grain DRAM, are described. For example, an array of memory cells in a memory device may be partitioned into regions. Each region may include a plurality of banks of memory cells. Each region may be associated with a data channel configured to communicate with a host device. In some examples, each channel of the array may include two or more data pins. The ratio of data pins per channel may be two or four in various examples. Other examples may include eight data pins per channel.Type: GrantFiled: October 21, 2022Date of Patent: October 17, 2023Assignee: Micron Technology, Inc.Inventor: Brent Keeth
-
Patent number: 11776922Abstract: A method of forming a semiconductor structure includes providing a semiconductor wafer including a plurality of semiconductor dies, providing a polymerized material layer, attaching the polymerized material layer to the semiconductor wafer such that the polymerized material layer is polymerized prior to the step of attaching the polymerized material layer to the semiconductor wafer, applying and patterning an etch mask layer over the polymerized material layer, such that openings are formed through the etch mask layer, etching portions of the polymerized material layer that are proximal to the openings through the etch mask layer by applying an etchant into the openings through the etch mask layer in an etch process, and removing the etch mask layer selective to the polymerized material layer. Alternatively, a patterned polymerized material layer may be transferred from a transfer substrate to the semiconductor wafer.Type: GrantFiled: July 1, 2020Date of Patent: October 3, 2023Assignee: SANDISK TECHNOLOGIES LLCInventor: Hajime Arai