Patents Examined by Nishath Yasmeen
-
Patent number: 11257798Abstract: A light emitting diode pixel for a display including a first LED sub-unit, a second LED sub-unit disposed on a portion of the first LED sub-unit, a third LED sub-unit disposed on a portion of the second LED sub-unit, and a reflective electrode disposed adjacent to the first LED sub-unit, in which each of the first to third LED sub-units comprises an n-type semiconductor layer and a p-type semiconductor layer, each of the n-type semiconductor layers of the first, second, and third LED stacks is electrically connected to the reflective electrode, and the first LED sub-unit, the second LED sub-unit, and the third LED sub-unit are configured to be independently driven.Type: GrantFiled: November 26, 2018Date of Patent: February 22, 2022Assignee: Seoul Viosys Co., Ltd.Inventors: Jong Hyeon Chae, Chang Yeon Kim, Ho Joon Lee, Seong Gyu Jang, Chung Hoon Lee, Dae Sung Cho
-
Patent number: 11251144Abstract: A semiconductor chip includes a semiconductor substrate including a bump region and a non-bump region, a bump on the bump region, and a passivation layer on the bump region and the non-bump region of the semiconductor substrate. No bump is on the non-bump region. A thickness of the passivation layer in the bump region is thicker than a thickness of the passivation layer in the non-bump region. The passivation layer includes a step between the bump region and the non-bump region.Type: GrantFiled: October 30, 2019Date of Patent: February 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jeong-gi Jin, Nae-in Lee, Jum-yong Park, Jin-ho Chun, Seong-min Son, Ho-jin Lee
-
Patent number: 11217641Abstract: A display unit includes multiple pixels, a first electrode, a partition wall, a light emission layer, and a second electrode. The multiple pixels each have a light emission region and a non-light emission region along a first direction. The first electrode is provided in the light emission region in each of the multiple pixels. The partition wall is provided between each two of the pixels that are adjacent to each other in a second direction. The second direction intersects the first direction. The light emission layer covers the first electrode and is provided in the light emission region and the non-light emission region in a continuous manner. The second electrode faces the first electrode across the light emission layer.Type: GrantFiled: December 5, 2018Date of Patent: January 4, 2022Assignee: JOLED INC.Inventors: Atsuhito Murai, Jiro Yamada, Yasuhiro Terai, Masahiko Kondo, Noriteru Maeda
-
Patent number: 11205615Abstract: An integrated fan out package on package architecture is utilized along with de-wetting structures in order to reduce or eliminated delamination from through vias. In embodiments the de-wetting structures are titanium rings formed by applying a first seed layer and a second seed layer in order to help manufacture the vias. The first seed layer is then patterned into a ring structure which also exposes at least a portion of the first seed layer.Type: GrantFiled: September 13, 2019Date of Patent: December 21, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Ju Tsou, Chih-Wei Wu, Jing-Cheng Lin, Pu Wang, Szu-Wei Lu, Ying-Ching Shih
-
Patent number: 11195784Abstract: We disclose herein a semiconductor device sub-assembly comprising: a plurality of semiconductor units laterally spaced to one another; a semiconductor unit locator comprising a plurality of holes, wherein each semiconductor unit is located in each hole of the semiconductor unit locator; a plurality of pressure means for applying pressure to each semiconductor unit, and a conductive malleable layer located between the plurality of pressure means and the semiconductor unit locator.Type: GrantFiled: June 20, 2016Date of Patent: December 7, 2021Assignee: DYNEX SEMICONDUCTOR LIMITEDInventor: Robin Adam Simpson
-
Patent number: 11158570Abstract: Semiconductor devices having busing layouts configured to reduce on-die capacitance are disclosed herein. In one embodiment, a semiconductor device includes an electrostatic discharge device electrically connected in parallel with an integrated circuit and configured to divert high voltages generated during an electrostatic discharge event away from the integrated circuit. The semiconductor device further includes a signal bus and a power bus electrically connected to the electrostatic discharge device. The signal bus includes a plurality of first fingers grouped into first groups and the power bus includes a plurality of second fingers grouped into second groups. The first groups are positioned generally parallel to and interleaved between the second groups.Type: GrantFiled: May 10, 2018Date of Patent: October 26, 2021Assignee: Micron Technology, Inc.Inventors: Michael V. Ho, Eric J. Smith
-
Patent number: 11158584Abstract: A semiconductor device and method for forming the semiconductor device are described. The method includes recessing a device pad to below a top surface of an interconnect layer and depositing a cap in the recess over the device pad. A topography assist layer is formed over each of at least one alignment mark using a selective deposition process that deposits material on conductive material of the at least one alignment mark selective to the metal nitride of the device pad such that a top surface of the topography assist feature is higher than a top surface of the cap. Device layers are deposited conformally over the interconnect layer such that the topography assist layer causes a topographical feature in a top surface of the deposited device layers, the topographical feature being vertically aligned with the topography assist layer. The device pad is aligned according to the topographical feature.Type: GrantFiled: October 23, 2019Date of Patent: October 26, 2021Assignee: International Business Machines CorporationInventors: Michael Rizzolo, Chih-Chao Yang, Lawrence A. Clevenger, Benjamin D. Briggs
-
Patent number: 11121136Abstract: A method of forming insulating structures in a semiconductor device is provided in the present invention, which includes the steps of forming a first mask layer with mandrels and a peripheral portion surrounding the mandrels, forming spacers on sidewalls of first mask layer, filling up the space between spacers with a second mask layer, removing the spacers to form opening patterns, performing an etch process with the first mask layer and the second mask layer as an etch mask to form trenches in the substrate, and filling up the trenches with an insulating material to form insulating structures.Type: GrantFiled: October 2, 2019Date of Patent: September 14, 2021Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Li-Wei Feng
-
Patent number: 11121213Abstract: A method includes forming isolation regions extending from a top surface of a semiconductor substrate into the semiconductor substrate, and forming a hard mask strip over the isolation regions and a semiconductor strip, wherein the semiconductor strip is between two neighboring ones of the isolation regions. A dummy gate strip is formed over the hard mask strip, wherein a lengthwise direction of the dummy gate strip is perpendicular to a lengthwise direction of the semiconductor strip, and wherein a portion of the dummy gate strip is aligned to a portion of the semiconductor strip. The method further includes removing the dummy gate strip, removing the hard mask strip, and recessing first portions of the isolation regions that are overlapped by the removed hard mask strip. A portion of the semiconductor strip between and contacting the removed first portions of the isolation regions forms a semiconductor fin.Type: GrantFiled: September 26, 2018Date of Patent: September 14, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Cheng Chiang, Shi Ning Ju, Guan-Lin Chen
-
Patent number: 11111347Abstract: A method for manufacturing an organic light emitting device includes: forming an organic light emitting display panel including a substrate provided on a support substrate, an organic light emitting element on the substrate, and a thin film encapsulating film covering the organic light emitting element; detaching the support substrate from the organic light emitting display panel; attaching a bottom protecting film to a bottom of the organic light emitting display panel, the bottom protecting film comprising a first electricity removing layer configured to remove static electricity; and cutting the organic light emitting display panel into a plurality of organic light emitting devices.Type: GrantFiled: April 9, 2020Date of Patent: September 7, 2021Assignee: Samsung Display Co., Ltd.Inventors: Hyo-Young Mun, Young-Gu Kim, Young-Ji Kim, Hyun-Jun Cho
-
Patent number: 11114550Abstract: A method includes forming a gate stack over top surfaces of a semiconductor strip and insulation regions on opposite sides of the semiconductor strip. The insulation regions include first portions overlapped by the gate stack, and second portions misaligned from the gate stack. An end portion of the semiconductor strip is etched to form a recess, wherein the recess is located between the second portions of the insulation regions. An epitaxy is performed to grow a source/drain region from the recess. After the epitaxy, a recessing is performed to recess the second portions of the insulation regions, with the second portions of the insulation regions having first top surfaces after the first recessing. After the recessing, a dielectric mask layer is formed on the first top surfaces of the second portions of the insulation regions, wherein the dielectric mask layer further extends on a sidewall of the gate stack.Type: GrantFiled: April 22, 2019Date of Patent: September 7, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Cheng Chiang, Guan-Lin Chen
-
Patent number: 11088209Abstract: A pixel structure of an organic light emitting diode display comprises a substrate and a plurality of pixels arranged on the substrate. The plurality of pixels is closely arranged. Each of the pixels is a light-emitting region. Each of the pixels comprises a plurality of sub-regions arranged in at least one column. Each sub-region of each of the column of the pixels comprises a color sub-pixel, a transparent sub-pixel or a sensing component. At least one of the pluralities of sub-regions of each pixel is the sensing component and the sensing component is arranged in the light-emitting region. The pixel structure of the organic light emitting diode display of the disclosure has a sensing function in addition to the display function, and at the same time the such arrangement enables the display to have a resolution of more than 500 ppi.Type: GrantFiled: July 31, 2018Date of Patent: August 10, 2021Assignee: SHANGHAI TUO KUANG OPTOECLECTRONIC TECHNOLOGY CO., LTD.Inventors: Kuo-Hsing Shih, Chia-Chen Li, Chin-Rung Yan
-
Patent number: 11049851Abstract: Methods and systems for selectively illuminated integrated photodetectors with configured launching and adaptive junction profile for bandwidth improvement may include a photonic chip comprising an input waveguide and a photodiode. The photodiode comprises an absorbing region with a p-doped region on a first side of the absorbing region and an n-doped region on a second side of the absorbing region. An optical signal is received in the absorbing region via the input waveguide, which is offset to one side of a center axis of the absorbing region; an electrical signal is generated based on the received optical signal. The first side of the absorbing region may be p-doped. P-doped and n-doped regions may alternate on the first and second sides of the absorbing region along the length of the photodiode. The absorbing region may comprise germanium, silicon, silicon/germanium, or similar material that absorbs light of a desired wavelength.Type: GrantFiled: June 6, 2018Date of Patent: June 29, 2021Assignee: Luxtera LLCInventors: Kam-Yan Hon, Subal Sahni, Gianlorenzo Masini, Attila Mekis
-
Patent number: 11037963Abstract: A thin film transistor and a method for manufacturing the same, and a display device including the same are disclosed, in which a P type semiconductor characteristic is realized using an active layer that includes a Sn based oxide. The thin film transistor comprises an active layer that includes an Sn(II)O based oxide; a metal oxide layer being in contact with one surface of the active layer; a gate electrode overlapped with the active layer; a gate insulating film provided between the gate electrode and the active layer; a source electrode being in contact with a first side of the active layer; and a drain electrode being in contact with a second side of the active layer.Type: GrantFiled: September 4, 2020Date of Patent: June 15, 2021Assignee: LG DISPLAY CO., LTD.Inventor: HyungJoon Koo
-
Patent number: 11031354Abstract: A method includes forming an interposer, which includes a semiconductor substrate, and an interconnect structure over the semiconductor substrate. The method further includes bonding a device die to the interposer, so that a first metal pad in the interposer is bonded to a second metal pad in the device die, and a first surface dielectric layer in the interposer is bonded to a second surface dielectric layer in the device die. The method further includes encapsulating the device die in an encapsulating material, forming conductive features over and electrically coupling to the device die, and removing the semiconductor substrate. A part of the interposer, the device die, and portions of the conductive features in combination form a package.Type: GrantFiled: September 13, 2019Date of Patent: June 8, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Hsien-Wei Chen, Chih-Chia Hu, Chen-Hua Yu
-
Patent number: 11024763Abstract: An object is to provide a semiconductor device including a thin film transistor with excellent electrical characteristics and high reliability and a method for manufacturing the semiconductor device with high mass productivity. A main point is to form a low-resistance oxide semiconductor layer as a source or drain region after forming a drain or source electrode layer over a gate insulating layer and to form an oxide semiconductor film thereover as a semiconductor layer. It is preferable that an oxygen-excess oxide semiconductor layer be used as a semiconductor layer and an oxygen-deficient oxide semiconductor layer be used as a source region and a drain region.Type: GrantFiled: September 25, 2018Date of Patent: June 1, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kengo Akimoto, Shigeki Komori, Hideki Uochi
-
Patent number: 11018090Abstract: A semiconductor device and method for forming the semiconductor device are described. The method includes recessing a device pad to below a top surface of an interconnect layer and depositing a cap in the recess over the device pad. A topography assist layer is formed over each of at least one alignment mark using a selective deposition process that deposits material on conductive material of the at least one alignment mark selective to the metal nitride of the device pad such that a top surface of the topography assist feature is higher than a top surface of the cap. Device layers are deposited conformally over the interconnect layer such that the topography assist layer causes a topographical feature in a top surface of the deposited device layers, the topographical feature being vertically aligned with the topography assist layer. The device pad is aligned according to the topographical feature.Type: GrantFiled: October 22, 2019Date of Patent: May 25, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael Rizzolo, Chih-Chao Yang, Lawrence A. Clevenger, Benjamin D. Briggs
-
Patent number: 10964623Abstract: An electronic module of a control device of a vehicle includes at least one interconnect device, with electronic structural elements as the control unit, and at least one electronic component electrically connected to the interconnect device via a connecting region, wherein the structural elements of the interconnect device and each connecting region between the interconnect device and each dedicated electronic component are coated with an encapsulating material. Furthermore, a method for encapsulating an electronic module is disclosed.Type: GrantFiled: March 22, 2016Date of Patent: March 30, 2021Assignee: ZF FRIEDRICHSHAFEN AGInventor: Hermann Josef Robin
-
Patent number: 10937844Abstract: An electroluminescent display device includes a first substrate including a display area and a non-display area adjacent to the display area, the display area including a plurality of pixel regions; an emitting diode on the first substrate and in each of the plurality of pixel regions; a bank disposed at a boundary of each pixel region and including a first pore; a dam disposed in the non-display area and including a second pore; and a second substrate disposed on the dam and covering the emitting diode, wherein the first pore and the second pore have a different size or volume %.Type: GrantFiled: November 26, 2018Date of Patent: March 2, 2021Assignee: LG DISPLAY CO., LTD.Inventors: Jin-Hoo Kim, Sun-Hoe Kim
-
Patent number: 10937743Abstract: A method includes forming an interposer, which includes a semiconductor substrate, and an interconnect structure over the semiconductor substrate. The method further includes bonding a device die to the interposer, so that a first metal pad in the interposer is bonded to a second metal pad in the device die, and a first surface dielectric layer in the interposer is bonded to a second surface dielectric layer in the device die. The method further includes encapsulating the device die in an encapsulating material, forming conductive features over and electrically coupling to the device die, and removing the semiconductor substrate. A part of the interposer, the device die, and portions of the conductive features in combination form a package.Type: GrantFiled: April 30, 2018Date of Patent: March 2, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Hsien-Wei Chen, Chih-Chia Hu, Chen-Hua Yu